5秒后页面跳转
HD74HC112T PDF预览

HD74HC112T

更新时间: 2024-10-05 13:08:15
品牌 Logo 应用领域
瑞萨 - RENESAS 触发器
页数 文件大小 规格书
7页 102K
描述
HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, TTP-16DA

HD74HC112T 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:TSSOP,针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.31.00.01风险等级:5.14
Is Samacsys:N系列:HC/UH
JESD-30 代码:R-PDSO-G16长度:5 mm
逻辑集成电路类型:J-K FLIP-FLOP位数:2
功能数量:2端子数量:16
最高工作温度:85 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH传播延迟(tpd):190 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):4.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL触发器类型:NEGATIVE EDGE
宽度:4.4 mmBase Number Matches:1

HD74HC112T 数据手册

 浏览型号HD74HC112T的Datasheet PDF文件第2页浏览型号HD74HC112T的Datasheet PDF文件第3页浏览型号HD74HC112T的Datasheet PDF文件第4页浏览型号HD74HC112T的Datasheet PDF文件第5页浏览型号HD74HC112T的Datasheet PDF文件第6页浏览型号HD74HC112T的Datasheet PDF文件第7页 
HD74HC112  
Dual J-K Flip-Flops (with Preset and Clear)  
REJ03D0562-0200  
(Previous ADE-205-435)  
Rev.2.00  
Oct 11, 2005  
Description  
Each flip-flop has independent J, K, preset, clear and clock inputs and Q and Q outputs. This device is edge sensitive to  
the clock input and change state on the negative going transition of the clock pulse. Clear and preset are independent of  
the clock and accomplished by a low logic level on the corresponding input.  
Features  
High Speed Operation: tpd (Clock to Q) = 17 ns typ (CL = 50 pF)  
High Output Current: Fanout of 10 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C)  
Ordering Information  
Package Code  
(Previous Code)  
Package  
Abbreviation  
Taping Abbreviation  
(Quantity)  
Part Name  
HD74HC112P  
HD74HC112FPEL SOP-16 pin (JEITA)  
Package Type  
PRDP0016AE-B  
(DP-16FV)  
DILP-16 pin  
P
PRSP0016DH-B  
(FP-16DAV)  
FP  
EL (2,000 pcs/reel)  
Note: Please consult the sales office for the above package availability.  
Function Table  
Inputs  
Outputs  
Preset  
Clear  
H
Clock  
J
X
X
X
L
K
X
X
X
L
Q
Q
L
L
H
L
X
X
X
H
L
L
H*1  
H
H*1  
L
H
H
H
H
H
H
H
H
No change  
L
H
L
H
L
H
L
H
H
H
X
X
X
H
H
H
X
X
X
Toggle  
No change  
No change  
No change  
H
L
H
H
H
H :  
L :  
X :  
High level  
Low level  
Irrelevant  
Note: 1. Q and Q will remain High as long as Preset and Clear are Low, but Q and Q are unpredictable, if Preset and  
Clear go High simultaneously.  
Rev.2.00, Oct 11, 2005 page 1 of 6  

与HD74HC112T相关器件

型号 品牌 获取价格 描述 数据表
HD74HC112T-EL HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC113 RENESAS

获取价格

Dual J-K Flip-Flops (with Preset)
HD74HC113 HITACHI

获取价格

Dual J-K Flip-Flops (with Preset)
HD74HC113FP ETC

获取价格

FLIP-FLOP|DUAL|J/K TYPE|HC-CMOS|SOP|14PIN|PLASTIC
HD74HC113FP-E RENESAS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, FP
HD74HC113FPEL RENESAS

获取价格

Dual J-K Flip-Flops (with Preset)
HD74HC113FP-EL RENESAS

获取价格

HC/UH SERIES, J-K FLIP-FLOP, PDSO14, FP-14DA
HD74HC113P RENESAS

获取价格

Dual J-K Flip-Flops (with Preset)
HD74HC113P-E RENESAS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, 6.
HD74HC113RP-EL HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,