5秒后页面跳转
HD74HC113P PDF预览

HD74HC113P

更新时间: 2024-10-05 05:35:15
品牌 Logo 应用领域
瑞萨 - RENESAS 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
7页 189K
描述
Dual J-K Flip-Flops (with Preset)

HD74HC113P 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:14
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.31.00.01风险等级:5.55
系列:HC/UHJESD-30 代码:R-PDIP-T14
长度:19.2 mm逻辑集成电路类型:J-K FLIP-FLOP
位数:2功能数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):190 ns认证状态:Not Qualified
座面最大高度:5.06 mm最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):4.5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:NEGATIVE EDGE宽度:7.62 mm
Base Number Matches:1

HD74HC113P 数据手册

 浏览型号HD74HC113P的Datasheet PDF文件第2页浏览型号HD74HC113P的Datasheet PDF文件第3页浏览型号HD74HC113P的Datasheet PDF文件第4页浏览型号HD74HC113P的Datasheet PDF文件第5页浏览型号HD74HC113P的Datasheet PDF文件第6页浏览型号HD74HC113P的Datasheet PDF文件第7页 
HD74HC113  
Dual J-K Flip-Flops (with Preset)  
REJ03D0563-0200  
(Previous ADE-205-436)  
Rev.2.00  
Oct 11, 2005  
Description  
This flip-flop is edge sensitive to the clock input and change state on the negative going transition of the clock pulse.  
Each one has independent J, K, clock, and preset inputs and Q and Q inputs. Preset is independent of the clock and  
accomplished by a low level on the input.  
Features  
High Speed Operation: tpd (Clock to Q) = 18 ns typ (CL = 50 pF)  
High Output Current: Fanout of 10 LSTTL Loads  
Wide Operating Voltage: VCC = 2 to 6 V  
Low Input Current: 1 µA max  
Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C
Ordering Information  
Package Code  
(Previous Co
Taping Abbreviation  
(Quantity)  
Part Name  
HD74HC113P  
HD74HC113FPEL SOP-14 pin (JEITA)  
Package Type  
PRDP0014
(DP-14
DILP-14 pin  
PRS
(
EL (2,000 pcs/reel)  
Note: Please consult the sales office for the
Function Table  
Output  
Preset  
Clo
K
X
L
Q
Q
L
L
H
H
H
H
H
H
H
H
No change  
L
L
H
L
H
L
H
H
X
X
X
H
H
X
X
X
Toggle  
No change  
No change  
No change  
H
L
H :  
L :  
X :  
High level  
Low level  
Irrelevant  
Rev.2.00, Oct 11, 2005 page 1 of 6  

与HD74HC113P相关器件

型号 品牌 获取价格 描述 数据表
HD74HC113P-E RENESAS

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, 6.
HD74HC113RP-EL HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC113T RENESAS

获取价格

暂无描述
HD74HC114 HITACHI

获取价格

Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)
HD74HC114FP ETC

获取价格

FLIP-FLOP|DUAL|J/K TYPE|HC-CMOS|SOP|14PIN|PLASTIC
HD74HC114P ETC

获取价格

FLIP-FLOP|DUAL|J/K TYPE|HC-CMOS|DIP|14PIN|PLASTIC
HD74HC114RP HITACHI

获取价格

J-K Flip-Flop, HC/UH Series, 1-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
HD74HC114RP-EL HITACHI

获取价格

暂无描述
HD74HC114T HITACHI

获取价格

暂无描述
HD74HC11FP ETC

获取价格

LOGIC GATE|3 3-INPUT AND|HC-CMOS|SOP|14PIN|PLASTIC