5秒后页面跳转
GS880Z36AT-133T PDF预览

GS880Z36AT-133T

更新时间: 2024-11-25 19:36:15
品牌 Logo 应用领域
GSI 静态存储器内存集成电路
页数 文件大小 规格书
23页 627K
描述
ZBT SRAM, 256KX36, 8.5ns, CMOS, PQFP100, TQFP-100

GS880Z36AT-133T 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:QFP包装说明:LQFP, QFP100,.63X.87
针数:100Reach Compliance Code:compliant
ECCN代码:3A991.B.2.BHTS代码:8542.32.00.41
风险等级:5.67最长访问时间:8.5 ns
其他特性:FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES AT 3.3V SUPPLYI/O 类型:COMMON
JESD-30 代码:R-PQFP-G100长度:20 mm
内存密度:9437184 bit内存集成电路类型:ZBT SRAM
内存宽度:36湿度敏感等级:3
功能数量:1端子数量:100
字数:262144 words字数代码:256000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:256KX36
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装等效代码:QFP100,.63X.87
封装形状:RECTANGULAR封装形式:FLATPACK, LOW PROFILE
并行/串行:PARALLEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:2.5/3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm最大待机电流:0.02 A
最小待机电流:3.14 V子类别:SRAMs
最大压摆率:0.17 mA最大供电电压 (Vsup):2.7 V
最小供电电压 (Vsup):2.3 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

GS880Z36AT-133T 数据手册

 浏览型号GS880Z36AT-133T的Datasheet PDF文件第2页浏览型号GS880Z36AT-133T的Datasheet PDF文件第3页浏览型号GS880Z36AT-133T的Datasheet PDF文件第4页浏览型号GS880Z36AT-133T的Datasheet PDF文件第5页浏览型号GS880Z36AT-133T的Datasheet PDF文件第6页浏览型号GS880Z36AT-133T的Datasheet PDF文件第7页 
GS880Z18/36AT-250/225/200/166/150/133  
250 MHz133 MHz  
100-Pin TQFP  
Commercial Temp  
Industrial Temp  
9Mb Pipelined and Flow Through  
Synchronous NBT SRAM  
2.5 V or 3.3 V V  
DD  
2.5 V or 3.3 V I/O  
Because it is a synchronous device, address, data inputs, and  
read/ write control inputs are captured on the rising edge of the  
input clock. Burst order control (LBO) must be tied to a power  
rail for proper operation. Asynchronous inputs include the  
Sleep mode enable (ZZ) and Output Enable. Output Enable can  
be used to override the synchronous control of the output  
drivers and turn the RAM's output drivers off at any time.  
Write cycles are internally self-timed and initiated by the rising  
edge of the clock input. This feature eliminates complex off-  
chip write pulse generation required by asynchronous SRAMs  
and simplifies input signal timing.  
Features  
• NBT (No Bus Turn Around) functionality allows zero wait  
read-write-read bus utilization; Fully pin-compatible with  
both pipelined and flow through NtRAM™, NoBL™ and  
ZBT™ SRAMs  
• 2.5 V or 3.3 V +10%/10% core power supply  
• 2.5 V or 3.3 V I/O supply  
• User-configurable Pipeline and Flow Through mode  
• LBO pin for Linear or Interleave Burst mode  
• Pin compatible with 2M, 4M, and 8M devices  
• Byte write operation (9-bit Bytes)  
• 3 chip enable signals for easy depth expansion  
• ZZ Pin for automatic power-down  
• JEDEC-standard 100-lead TQFP package  
The GS880Z18/36AT may be configured by the user to  
operate in Pipeline or Flow Through mode. Operating as a  
pipelined synchronous device, meaning that in addition to the  
rising edge triggered registers that capture input signals, the  
device incorporates a rising-edge-triggered output register. For  
read cycles, pipelined SRAM output data is temporarily stored  
by the edge triggered output register during the access cycle  
and then released to the output drivers at the next rising edge of  
clock.  
Functional Description  
The GS880Z18/36AT is a 9Mbit Synchronous Static SRAM.  
GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other  
pipelined read/double late write or flow through read/single  
late write SRAMs, allow utilization of all available bus  
bandwidth by eliminating the need to insert deselect cycles  
when the device is switched from read to write cycles.  
The GS880Z18/36AT is implemented with GSI's high  
performance CMOS technology and is available in a JEDEC-  
Standard 100-pin TQFP package.  
Parameter Synopsis  
-250 -225 -200 -166 -150 -133 Unit  
Pipeline  
3-1-1-1  
t
2.5 2.7 3.0 3.4 3.8 4.0 ns  
4.0 4.4 5.0 6.0 6.7 7.5 ns  
KQ  
tCycle  
Curr (x18) 280 255 230 200 185 165 mA  
Curr (x32/x36) 330 300 270 230 215 190 mA  
3.3 V  
2.5 V  
Curr (x18) 275 250 230 195 180 165 mA  
Curr (x32/x36) 320 295 265 225 210 185 mA  
Flow  
Through  
2-1-1-1  
t
5.5 6.0 6.5 7.0 7.5 8.5 ns  
5.5 6.0 6.5 7.0 7.5 8.5 ns  
KQ  
tCycle  
Curr (x18) 175 165 160 150 145 135 mA  
Curr (x32/x36) 200 190 180 170 165 150 mA  
3.3 V  
2.5 V  
Curr (x18) 175 165 160 150 145 135 mA  
Curr (x32/x36) 200 190 180 170 165 150 mA  
Rev: 1.03 11/2004  
1/23  
© 2001, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS880Z36AT-133T相关器件

型号 品牌 获取价格 描述 数据表
GS880Z36AT-150 GSI

获取价格

9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-150I GSI

获取价格

9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-150T GSI

获取价格

ZBT SRAM, 256KX36, 7.5ns, CMOS, PQFP100, TQFP-100
GS880Z36AT-166 GSI

获取价格

9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-166I GSI

获取价格

9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-166IT GSI

获取价格

ZBT SRAM, 256KX36, 7ns, CMOS, PQFP100, TQFP-100
GS880Z36AT-166T GSI

获取价格

ZBT SRAM, 256KX36, 7ns, CMOS, PQFP100, TQFP-100
GS880Z36AT-200 GSI

获取价格

9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-200I GSI

获取价格

9Mb Pipelined and Flow Through Synchronous NBT SRAM
GS880Z36AT-200IT GSI

获取价格

暂无描述