Datasheet > GS8662Q36GE-200T

GS8662Q36GE-200T

更新时间： 2024-10-14 07:57:31

品牌	Logo	应用领域
GSI		静态存储器内存集成电路
页数	文件大小	规格书
34页	1516K
描述
Standard SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

GS8662Q36GE-200T 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Obsolete	零件包装代码：	BGA
包装说明：	15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165	针数：	165
Reach Compliance Code：	compliant	ECCN代码：	3A991.B.2.B
HTS代码：	8542.32.00.41	风险等级：	5.7
最长访问时间：	0.45 ns	其他特性：	PIPELINED ARCHITECTURE
JESD-30 代码：	R-PBGA-B165	JESD-609代码：	e1
长度：	17 mm	内存密度：	75497472 bit
内存集成电路类型：	STANDARD SRAM	内存宽度：	36
湿度敏感等级：	3	功能数量：	1
端子数量：	165	字数：	2097152 words
字数代码：	2000000	工作模式：	SYNCHRONOUS
最高工作温度：	70 °C	最低工作温度：
组织：	2MX36	封装主体材料：	PLASTIC/EPOXY
封装代码：	LBGA	封装形状：	RECTANGULAR
封装形式：	GRID ARRAY, LOW PROFILE	并行/串行：	PARALLEL
峰值回流温度（摄氏度）：	260	认证状态：	Not Qualified
座面最大高度：	1.5 mm	最大供电电压 (Vsup)：	1.9 V
最小供电电压 (Vsup)：	1.7 V	标称供电电压 (Vsup)：	1.8 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式：	BALL	端子节距：	1 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	15 mm	Base Number Matches：	1

GS8662Q36GE-200T 数据手册

GS8662Q08/09/18/36E-278/250/200/167

165-Bump BGA

Commercial Temp

Industrial Temp

278 MHz–167 MHz

72Mb SigmaQuad-II

Burst of 2 SRAM

1.8 V V

1.8 V and 1.5 V I/O

Features

Clocking and Addressing Schemes

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

The GSQ8662Q08/09/18/36E SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock inputs quasi independently with the C and

C clock inputs. C and C are also independent single-ended

clock inputs, not differential inputs. If the C clocks are tied

high, the K clocks are routed internally to fire the output

registers instead.

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with present 9Mb, 18Mb, and 36Mb and

future 144Mb devices

Each internal read and write operation in a SigmaQuad-II B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore the address field of a

SigmaQuad-II B2 RAM is always one address pin less than the

advertised index depth (e.g., the 8M x 8 has an 4M addressable

index).

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

SigmaQuad™ Family Overview

The GSQ8662Q08/09/18/36E are built in compliance with

the SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

SRAMs. The GSQ8662Q08/09/18/36E SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Parameter Synopsis

-278

3.6 ns

0.45 ns

-250

4.0 ns

0.45 ns

-200

5.0 ns

0.45 ns

-167

tKHKH

tKHQV

6.0 ns

0.5 ns

Rev: 1.09a 11/2011

1/34

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

12 3 4 5 6 7...34

中文翻译

下载PDF

与GS8662Q36GE-200T相关器件

型号	品牌	获取价格	描述	数据表
GS8662Q36GE-250	GSI	获取价格	72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-250I	GSI	获取价格	72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-250T	GSI	获取价格	Standard SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA
GS8662Q36GE-278T	GSI	获取价格	Standard SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 15 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA
GS8662Q36GE-300	GSI	获取价格	72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q36GE-300I	GSI	获取价格	72Mb SigmaQuad-II Burst of 2 SRAM
GS8662Q37BD-200	GSI	获取价格	165 BGA
GS8662Q37BD-200I	GSI	获取价格	72Mb SigmaQuad-IITM Burst of 2 SRAM
GS8662Q37BD-250	GSI	获取价格	2.0 Clock Latency
GS8662Q37BD-250I	GSI	获取价格	165 BGA

与GS8662Q36GE-200T相关文章

意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

5
联发科推出全球首款3纳米汽车芯片CT-X1，挑战高通SA8295
2024-10-15

11
国家大基金减持三家半导体企业，市场反应各异
2024-10-15

11
晶圆厂易主：Coherent公司2000万英镑出售苹果供应链关键资产
2024-10-08

34

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8662Q36GE-200T

GS8662Q36GE-200T 技术参数

GS8662Q36GE-200T 数据手册

与GS8662Q36GE-200T相关器件

与GS8662Q36GE-200T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

GS8662Q36GE-200T

GS8662Q36GE-200T 技术参数

GS8662Q36GE-200T 数据手册

与GS8662Q36GE-200T相关器件

与GS8662Q36GE-200T相关文章

您还可以找

您在本页遇到什么问题？