5秒后页面跳转
GS8342T09BGD-333I PDF预览

GS8342T09BGD-333I

更新时间: 2023-12-06 20:13:28
品牌 Logo 应用领域
GSI 时钟双倍数据速率静态存储器内存集成电路
页数 文件大小 规格书
35页 576K
描述
165 BGA

GS8342T09BGD-333I 数据手册

 浏览型号GS8342T09BGD-333I的Datasheet PDF文件第7页浏览型号GS8342T09BGD-333I的Datasheet PDF文件第8页浏览型号GS8342T09BGD-333I的Datasheet PDF文件第9页浏览型号GS8342T09BGD-333I的Datasheet PDF文件第11页浏览型号GS8342T09BGD-333I的Datasheet PDF文件第12页浏览型号GS8342T09BGD-333I的Datasheet PDF文件第13页 
GS8342T08/09/18/36BD-400/350/333/300/250  
Common I/O SigmaDDR-II B2 SRAM Truth Table  
DQ  
K
LD  
R/W  
Operation  
n
A + 0  
Hi-Z  
A + 1  
1
0
X
0
Hi-Z  
Deselect  
Write  
D@Kn+1  
Q@Kn+1  
D@Kn+1  
Q@Kn+2  
0
1
or  
Cn+1  
or  
Cn+2  
Read  
Note:  
Q is controlled by K clocks if C clocks are not used.  
Burst of 2 Byte Write Clock Truth Table  
BW  
BW  
Current Operation  
D
D
K   
K   
K   
K   
K   
(t  
)
(t  
)
(t )  
(t  
)
(t  
)
n + 1  
n + 1½  
n
n + 1  
n + 1½  
Write  
T
T
F
T
F
D1  
D2  
X
Dx stored if BWn = 0 in both data transfers  
Write  
T
F
F
D1  
X
Dx stored if BWn = 0 in 1st data transfer only  
Write  
D2  
X
Dx stored if BWn = 0 in 2nd data transfer only  
Write Abort  
No Dx stored in either data transfer  
X
Notes:  
1. “1” = input “high”; “0” = input “low”; “X” = input “don’t care”; “T” = input “true”; “F” = input “false”.  
2. If one or more BWn = 0, then BW = “T”, else BW = “F”.  
Rev: 1.02b 8/2017  
10/35  
© 2011, GSI Technology  
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.  

与GS8342T09BGD-333I相关器件

型号 品牌 描述 获取价格 数据表
GS8342T09BGD-400 GSI 165 BGA

获取价格

GS8342T09BGD-400I GSI 165 BGA

获取价格

GS8342T09E-167 GSI 36Mb SigmaCIO DDR-II Burst of 2 SRAM

获取价格

GS8342T09E-167I GSI 36Mb SigmaCIO DDR-II Burst of 2 SRAM

获取价格

GS8342T09E-200 GSI 36Mb SigmaCIO DDR-II Burst of 2 SRAM

获取价格

GS8342T09E-200I GSI 36Mb SigmaCIO DDR-II Burst of 2 SRAM

获取价格