GS1661A
HD/SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with
SMPTE Video Processing
Key Features
Description
•
•
•
•
Operation at 1.485Gb/s, 1.485/1.001Gb/s and 270Mb/s
Supports SMPTE 292M, SMPTE 259M-C and DVB-ASI
Integrated adaptive cable equalizer
The GS1661A is a multi-rate SDI integrated Receiver which
includes complete SMPTE processing, as per SMPTE 292M
and SMPTE 259M-C. The SMPTE processing features can be
bypassed to support signals with other coding schemes.
Typical equalized length of Belden 1694A cable:
The GS1661A integrates Gennum's adaptive cable
equalizer technology, achieving unprecedented cable
lengths and jitter tolerance. It features DC restoration to
compensate for the DC content of SMPTE pathological
signals.
230m at 1.485Gb/s
440m at 270Mb/s
•
Integrated Reclocker with low phase noise, integrated
VCO
•
•
•
•
Serial digital reclocked, or non-reclocked output
Ancillary data extraction
The device features an Integrated Reclocker with an
internal VCO and a wide Input Jitter Tolerance (IJT) of
0.7UI.
Parallel data bus selectable as either 20-bit or 10-bit
Comprehensive error detection and correction
features
A serial digital loop-through output is provided, which can
be configured to output either reclocked or non-reclocked
serial digital data. The serial digital output can be
connected to an external cable driver.
•
•
Output H, V, F or CEA 861 Timing Signals
1.2V digital core power supply, 1.2V and 3.3V analog
power supplies, and selectable 1.8V or 3.3V I/O power
supply
The device operates in one of four basic modes: SMPTE
mode, DVB-ASI mode, Data-Through mode or Standby
mode.
•
•
•
•
•
GSPI Host Interface
Wide temperature range of -40ºC to +85ºC
Low power operation (typically 460mW)
Small 11mm x 11mm 100-ball BGA package
Pb-free and RoHS compliant
In SMPTE mode (the default operating mode), the GS1661A
performs full SMPTE processing, and features a number of
data integrity checks and measurement capabilities.
The device also supports ancillary data extraction, and can
provide entire ancillary data packets through
host-accessible registers. It also provides a variety of other
packet detection and error handling features. All of these
processing features are optional, and may be individually
enabled or disabled through register programming.
Applications
Application: Dual Link (HD-SDI)
to Single Link (3G-SDI) Converter
HD-SDI
Link A
10-bit
HD-SDI
10-bit
Deserializer
FIFO
In DVB-ASI mode, sync word detection, alignment and
8b/10b decoding is applied to the received data stream.
GS1661A
HVF/PCLK
3G-SDI
W
R
HVF/PCLK
GS2962
HD-SDI
Link B
10-bit
HD-SDI
10-bit
In Data-Through mode all forms of SMPTE and DVB-ASI
processing are disabled, and the device can be used as a
simple serial to parallel converter.
Deserializer
FIFO
HVF/PCLK
GS1661A
W
R
GS4910
HVF
The device can also operate in a lower power Standby
mode. In this mode, no signal processing is carried out and
the parallel output is held static.
XTAL
GS1661A HD/SD SDI Receiver
Data Sheet
1 of 85
www.semtech.com
54387 - 2
September 2012