GP2015
ABSOLUTE MAXIMUM RATINGS
(Non-simultaneous)
Max. Supply Voltage
Max. RF Input
Max. voltage on any pin
except LD (pin 21) and PReset (pin 9), which are 5.5V Min.
voltage on any pin
Storage Temperature
Operation Junction Temperature
10MHz Reference Input
IF STRIP
The input signal to the GP2015 is the GPS L1 signal
7V
+15dBm
CC/VDD + 0.5V
received via an antenna and a suitable LNA. The L1 input is
a spread spectrum signal at 1575.42MHz with 1.023Mbps
BPSK modulation. The signal level at the antenna is about
-130dBm, spreadovera2.046MHzbandwidth, sothewanted
signal is actually buried in noise. The high RF input
compressionpointoftheGP2015meansthatwithsubsequent
IF filtering it is possible to reject large out of band jamming
signals, in particular 900MHz as used by mobile
telephones.Theon-chipPLLgeneratesthefirstlocal-oscillator
frequency at 1400MHz. The output of the front-end mixer
(Stage 1) at 175.42 MHz can then be filtered before being
applied to the second stage. The double-balanced stage 1
mixer outputs are open-collectors, and require external dc
V
VEE - 0.5V
-65°C to +150°C
-40°C to +150°C
1.5V pk -pk
ESD PROTECTION
The GP2015 device is static sensitive. The most
sensitive pins withstand a 750V test by the human body
model. Therefore, ESD handling precautions are essential to
avoid degradation of performance or permanent damage to
this device.
bias to VCC
.
The second stage contains further gain and a mixer
with a local oscillator signal at 140 MHz giving a second IF at
35.42 MHz. The second stage mixer is also double-balanced
PRODUCT DESCRIPTION
with open-collector outputs requiring external dc bias to VCC
.
The GP2015 receives the 1575.42MHz signal
transmitted by GPS satellites and converts it to a 4.309MHz
IF,usingtripledown-conversion.The4.309MHzIFissampled
to produce a 2-bit digital output. If the GP2015 is used in
conjunction with the GP2021 correlator, then the GP2021
provides a sampling clock of 5.714MHz. This converts the IF
to a 1.405MHz 2-bit digital output at TTL levels.
The GP2015 can operate from a single supply from
+3V (nominal) to +5V (nominal).
The signal from stage 2 is passed through an external
filter with a 1dB bandwidth of 1.9MHz. The performance of
this filter is critical to system performance and it is
recommended that a SAW filter is used (part number
SAFJA35M4WC0Z00, available from Murata). The output of
the filter then feeds the main IF amplifier. This includes 2
AGC amplifiers and a third mixer with a local oscillator signal
at 31.111 MHz giving a final IF at 4.309 MHz. There is an on-
chip filter after the third mixer which provides filtering centred
on 4.309 MHz. The IF output, which has 1kΩ output
impedance, is provided for test purposes. All of the signals
withintheIFamplifieraredifferentialincludingthefilterinputs
A block diagram of the circuit is shown in figure 2.
175.42MHz FILTER
35.42MHz FILTER
AGC CAPACITOR
(37,38)
(40,41)
(44,45)
(47,48)
(23)
(24)
(1)
FRONT
END
MIXER
2nd
STAGE
MIXER
3rd
STAGE
MIXER
(32)
4.3MHz
FILTER
IF Output
(4.309MHz)
RF Input
AGC
AGC
L1
(1575.42MHz)
1.400GHz
140MHz
31.11MHz
VCO
÷5
÷52
÷9
+Vr
AGC
CONTROL
VOLTAGE
REGULATOR
(2)
(3)
÷7
÷4
PLL
LOOP
FILTER
EXTERNAL
LOOP
-Vr
_
+1.21V
FILTER
+
POWER-ON
RESET
(21)
PHASE
DETECTOR
PLL LOCK
LOGIC O/P
(LD)
(15)
1.400GHz
PHASE-
LOCKED
LOOP
SIGN
O/P
LATCH
SIGN
TTL O/P
POWER
CONTROL
PLL
REFERENCE
OSCILLATOR
(27)
(28)
PLL REF I/P
10MHz (REF 2)
(14)
(11)
MAG
O/P
LATCH
MAG
TTL O/P
SAMPLE
CLOCK I/P (CLK)
(5.71MHz TTL)
A -> D
CONVERTER
REF 1 I/P
(FOR USE WITH
CRYSTAL REF
ONLY)
(16,17)
(20)
(8)
(19)
(9)
(TEST)
POWER-ON
REFERENCE
I/P
40MHz CLOCK O/P
(FOR CORRELATOR
CHIP)
POWER
DOWN I/P
POWER-ON
RESET O/P
(PRESET)
(PD
n
)
(PREF)
(OPCIK +/-)
Figure 2 - Block diagram of GP2015
2