5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> GAL22V10C-7LP
GAL22V10C-7LP PDF预览

GAL22V10C-7LP

更新时间： 2024-11-09 22:51:03
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
29页 387K
描述
High Performance E2CMOS PLD Generic Array Logic

阅读下载

中文翻译

获取价格

GAL22V10C-7LP 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：DIP
包装说明：PLASTIC, DIP-24针数：24
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：8.61
其他特性：REGISTER PRELOAD; POWER-UP RESET架构：PAL-TYPE
最大时钟频率：105 MHzJESD-30 代码：R-PDIP-T24
JESD-609代码：e0长度：31.877 mm
专用输入次数：11I/O 线路数量：10
输入次数：22输出次数：10
产品条款数：132端子数量：24
最高工作温度：75 °C最低工作温度：
组织：11 DEDICATED INPUTS, 10 I/O输出函数：MACROCELL
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP24,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：225
电源：5 V可编程逻辑类型：EE PLD
传播延迟：7.5 ns认证状态：Not Qualified
座面最大高度：4.953 mm子类别：Programmable Logic Devices
最大供电电压：5.25 V最小供电电压：4.75 V
标称供电电压：5 V表面贴装：NO
技术：CMOS温度等级：COMMERCIAL EXTENDED
端子面层：Tin/Lead (Sn85Pb15)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：30宽度：7.62 mm

GAL22V10C-7LP 数据手册

 浏览型号GAL22V10C-7LP的Datasheet PDF文件第2页浏览型号GAL22V10C-7LP的Datasheet PDF文件第3页浏览型号GAL22V10C-7LP的Datasheet PDF文件第4页浏览型号GAL22V10C-7LP的Datasheet PDF文件第5页浏览型号GAL22V10C-7LP的Datasheet PDF文件第6页浏览型号GAL22V10C-7LP的Datasheet PDF文件第7页 
GAL22V10  
High Performance E2CMOS PLD  
Generic Array Logic™  
Functional Block Diagram  
Features  
• HIGH PERFORMANCE E2CMOS® TECHNOLOGY  
— 4 ns Maximum Propagation Delay  
— Fmax = 250 MHz  
RESET  
I/CLK  
8
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
OLMC  
I/O/Q  
I/O/Q  
— 3.5 ns Maximum from Clock Input to Data Output  
I
I
I
I
I
I
— UltraMOS® Advanced CMOS Technology  
10  
12  
• ACTIVE PULL-UPS ON ALL PINS  
• COMPATIBLE WITH STANDARD 22V10 DEVICES  
— Fully Function/Fuse-Map/Parametric Compatible  
with Bipolar and UVCMOS 22V10 Devices  
I/O/Q  
I/O/Q  
• 50% to 75% REDUCTION IN POWER VERSUS BIPOLAR  
— 90mA Typical Icc on Low Power Device  
— 45mA Typical Icc on Quarter Power Device  
14  
16  
16  
14  
• E2 CELL TECHNOLOGY  
— Reconfigurable Logic  
— Reprogrammable Cells  
— 100% Tested/100% Yields  
— High Speed Electrical Erasure (<100ms)  
— 20 Year Data Retention  
I/O/Q  
I/O/Q  
I
I
• TEN OUTPUT LOGIC MACROCELLS  
— Maximum Flexibility for Complex Logic Designs  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
12  
10  
• PRELOAD AND POWER-ON RESET OF REGISTERS  
— 100% Functional Testability  
• APPLICATIONS INCLUDE:  
— DMA Control  
— State Machine Control  
— High Speed Graphics Processing  
— Standard Logic Speed Upgrade  
I
I
8
I
• ELECTRONIC SIGNATURE FOR IDENTIFICATION  
ESCRIPTION  
PRESET  
Pin Configuration  
Description  
DIP  
The GAL22V10, at 4ns maximum propagation delay time, combines  
a high performance CMOS process with Electrically Erasable (E2)  
floating gate technology to provide the highest performance avail-  
able of any 22V10 device on the market. CMOS circuitry allows  
the GAL22V10 to consume much less power when compared to  
bipolar 22V10 devices. E2 technology offers high speed (<100ms)  
erase times, providing the ability to reprogram or reconfigure the  
device quickly and efficiently.  
PLCC  
1
6
Vcc  
24  
I/CLK  
I/O/Q  
I
I
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I/O/Q  
I
4
2
28  
26  
5
7
25  
23  
I
I
I
I/O/Q  
I/O/Q  
I/O/Q  
GAL  
22V10  
The generic architecture provides maximum design flexibility by  
allowing the Output Logic Macrocell (OLMC) to be configured by  
the user. The GAL22V10 is fully function/fuse map/parametric com-  
patible with standard bipolar and CMOS 22V10 devices.  
GAL22V10  
Top View  
NC  
NC  
18  
I
I
I
I
I
9
21  
19  
I/O/Q  
I/O/Q  
I/O/Q  
11  
I
12  
14  
16  
18  
Unique test circuitry and reprogrammable cells allow completeAC,  
DC, and functional testing during manufacture. As a result, Lat-  
tice Semiconductor delivers 100% field programmability and func-  
tionality of all GAL products. In addition, 100 erase/write cycles and  
data retention in excess of 20 years are specified.  
I
I
GND  
12  
13  
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject  
to change without notice.  
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.  
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com  
August 2000  
22v10_06  
1
1234567...29

中文翻译

下载PDF

与GAL22V10C-7LP相关器件

型号 品牌 获取价格 描述 数据表
GAL22V10C-7LPI LATTICE

获取价格

 		Electrically-Erasable PLD
GAL22V10D LATTICE

获取价格

 		GAL 22V10 Device Datasheet
GAL22V10D-10LD/883 ETC

获取价格

 		Electrically-Erasable PLD
GAL22V10D-10LJ LATTICE

获取价格

 		High Performance E2CMOS PLD Generic Array Logic
GAL22V10D-10LJI LATTICE

获取价格

 		High Performance E2CMOS PLD Generic Array Logic
GAL22V10D-10LJN LATTICE

获取价格

 		All Devices Discontinued
GAL22V10D-10LJNI LATTICE

获取价格

 		All Devices Discontinued
GAL22V10D-10LP LATTICE

获取价格

 		High Performance E2CMOS PLD Generic Array Logic
GAL22V10D-10LPI LATTICE

获取价格

 		High Performance E2CMOS PLD Generic Array Logic
GAL22V10D-10LPN LATTICE

获取价格

 		All Devices Discontinued

与GAL22V10C-7LP相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证