生命周期: | Obsolete | 包装说明: | DIP, |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
风险等级: | 5.66 | Is Samacsys: | N |
其他特性: | POWER-UP RESET; REGISTER PRELOAD | 最大时钟频率: | 22.2 MHz |
JESD-30 代码: | R-GDIP-T24 | 专用输入次数: | 12 |
I/O 线路数量: | 8 | 端子数量: | 24 |
最高工作温度: | 75 °C | 最低工作温度: | |
组织: | 12 DEDICATED INPUTS, 8 I/O | 输出函数: | MACROCELL |
封装主体材料: | CERAMIC, GLASS-SEALED | 封装代码: | DIP |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
可编程逻辑类型: | EE PLD | 传播延迟: | 30 ns |
认证状态: | Not Qualified | 座面最大高度: | 5.715 mm |
最大供电电压: | 5.25 V | 最小供电电压: | 4.75 V |
标称供电电压: | 5 V | 表面贴装: | NO |
技术: | CMOS | 温度等级: | COMMERCIAL EXTENDED |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | 宽度: | 7.62 mm |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
GAL20V8-30QJI | TI |
获取价格 |
EE PLD, 30ns, CDIP24, CERAMIC, DIP-24 | |
GAL20V8-30QJM | TI |
获取价格 |
EE PLD, 30ns, CDIP24, CERAMIC, DIP-24 | |
GAL20V8-30QNC | TI |
获取价格 |
EE PLD, 30ns, PDIP24, PLASTIC, DIP-24 | |
GAL20V8-30QNI | TI |
获取价格 |
EE PLD, 30ns, PDIP24, PLASTIC, DIP-24 | |
GAL20V8-30QVC | TI |
获取价格 |
EE PLD, 30ns, PQCC28, PLASTIC, LCC-28 | |
GAL20V8-35LJM | TI |
获取价格 |
EE PLD, 30ns, CDIP24, CERAMIC, DIP-24 | |
GAL20V8-35QJC | ETC |
获取价格 |
Electrically-Erasable PLD | |
GAL20V8-35QJI | ETC |
获取价格 |
Electrically-Erasable PLD | |
GAL20V8-35QNC | ETC |
获取价格 |
Electrically-Erasable PLD | |
GAL20V8-35QNI | TI |
获取价格 |
EE PLD, 30ns, PDIP24, 0.300 INCH, SKINNY, PLASTIC, DIP-24 |