Datasheet > FM25C160B-G

FM25C160B-G

更新时间： 2024-03-03 10:09:47

品牌	Logo	应用领域
英飞凌 - INFINEON		存储
页数	文件大小	规格书
20页	712K
描述
铁电存储器 (F-RAM)

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

FM25C160B-G 数据手册

FM25C160B

Pinout

Figure 1. 8-pin SOIC pinout

HOLD

SCK

Top View

not to scale

Pin Definitions

Pin Name

I/O Type

Description

Input

Chip Select. This active LOW input activates the device. When HIGH, the device enters

low-power standby mode, ignores other inputs, and tristates the output. When LOW, the device

internally activates the SCK signal. A falling edge on CS must occur before every opcode.

SCK

SI^[1]

SO^[1]

Input

Serial Clock. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising

edge and outputs occur on the falling edge. Because the device is synchronous, the clock

frequency may be any value between 0 and 15 MHz and may be interrupted at any time.

Serial Input. All data is input to the device on this pin. The pin is sampled on the rising edge of

SCK and is ignored at other times. It should always be driven to a valid logic level to meet I_DD

specifications.

Output

Input

Serial Output. This is the data output pin. It is driven during a read and remains tristated at all

other times including when HOLD is LOW. Data transitions are driven on the falling edge of the

serial clock.

Write Protect. This active LOW pin prevents write operation to the Status Register when WPEN

is set to ‘1’. This is critical because other write protection features are controlled through the

Status Register. A complete explanation of write protection is provided in Status Register and

Write Protection on page 7. This pin must be tied to V_DDif not used. Note that the function of WP

is different from the FM25160.

HOLD

Input

HOLD Pin. The HOLD pin is used when the host CPU must interrupt a memory operation for

another task. When HOLD is LOW, the current operation is suspended. The device ignores any

transition on SCK or CS. All transitions on HOLD must occur while SCK is LOW. This pin must

be tied to V_DDif not used.

V_SS

V_DD

Power supply Ground for the device. Must be connected to the ground of the system.

Power supply Power supply input to the device.

Note

1. SI may be connected to SO for a single pin data interface.

Document Number: 001-86150 Rev. *C

Page 3 of 20

1 234 5 6 7...20

下载PDF

与FM25C160B-G相关器件

型号	品牌	描述	获取价格	数据表
FM25C160B-GA	CYPRESS	Memory Circuit, 2KX8, CMOS, PDSO8, GREEN, MS-012AA, SOIC-8	获取价格
FM25C160B-GTR	CYPRESS	16Kb Serial 5V F-RAM Memory	获取价格
FM25C160B-GTR	INFINEON	铁电存储器 (F-RAM)	获取价格
FM25C160C	RAMTRON	16Kb Serial 5V F-RAM Memory	获取价格
FM25C160C-G	RAMTRON	16Kb Serial 5V F-RAM Memory	获取价格
FM25C160C-GTR	RAMTRON	16Kb Serial 5V F-RAM Memory	获取价格