5秒后页面跳转
FDMF6821C PDF预览

FDMF6821C

更新时间: 2024-02-10 06:24:28
品牌 Logo 应用领域
安森美 - ONSEMI 服务器主板节能技术开关
页数 文件大小 规格书
20页 643K
描述
超小型,高性能,高频率 DrMOS 模块

FDMF6821C 技术参数

是否无铅: 不含铅生命周期:Lifetime Buy
包装说明:QCCN, LCC40,.24SQ,20Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
Factory Lead Time:16 weeks风险等级:1.45
模拟集成电路 - 其他类型:SWITCHING REGULATOR控制模式:VOLTAGE-MODE
JESD-30 代码:S-PQCC-N40JESD-609代码:e3
湿度敏感等级:1端子数量:40
最高工作温度:125 °C最低工作温度:-40 °C
最大输出电流:50 A封装主体材料:PLASTIC/EPOXY
封装代码:QCCN封装等效代码:LCC40,.24SQ,20
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):NOT SPECIFIED认证状态:Not Qualified
子类别:Switching Regulator or Controllers表面贴装:YES
最大切换频率:1000 kHz温度等级:AUTOMOTIVE
端子面层:Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

FDMF6821C 数据手册

 浏览型号FDMF6821C的Datasheet PDF文件第1页浏览型号FDMF6821C的Datasheet PDF文件第2页浏览型号FDMF6821C的Datasheet PDF文件第3页浏览型号FDMF6821C的Datasheet PDF文件第5页浏览型号FDMF6821C的Datasheet PDF文件第6页浏览型号FDMF6821C的Datasheet PDF文件第7页 
FDMF6821C  
PIN DEFINITIONS  
Pin #  
Name  
Description  
1
SMOD#  
When SMOD# = HIGH, the lowside driver is the inverse of the PWM input. When SMOD# = LOW, the lowside  
driver is disabled. This pin has a 10 mA internal pullup current source. Do not add a noise filter capacitor.  
2
3
VCIN  
VDRV  
IC bias supply. Minimum 1 mF ceramic capacitor is recommended from this pin to CGND.  
Power for the gate driver. Minimum 1 mF ceramic capacitor is recommended to be connected as close as possible  
from this pin to CGND.  
4
BOOT  
Bootstrap supply input. Provides voltage supply to the highside MOSFET driver. Connect a bootstrap capacitor  
from this pin to PHASE.  
5, 37, 41  
6
CGND IC ground. Ground return for driver IC.  
GH For manufacturing test only. This pin must float; it must not be connected to any pin.  
PHASE Switch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.  
7
8
NC  
No connect. The pin is not electrically connected internally, but can be connected to VIN for convenience.  
Power input. Output stage supply voltage.  
9 14, 42  
VIN  
VSWH  
15, 29 −  
35, 43  
Switch node input. Provides return for highside bootstrapped driver and acts as a sense point for the adaptive  
shootthrough protection.  
16 – 28  
PGND Power ground. Output stage ground. Source pin of the lowside MOSFET.  
36  
38  
GL  
THWN#  
For manufacturing test only. This pin must float; it must not be connected to any pin.  
Thermal warning flag, open collector output. When temperature exceeds the trip limit, the output is pulled LOW.  
THWN# does not disable the module.  
39  
40  
DISB#  
PWM  
Output disable. When LOW, this pin disables the power MOSFET switching (GH and GL are held LOW).  
This pin has a 10 mA internal pulldown current source. Do not add a noise filter capacitor.  
PWM signal input. This pin accepts a threestate 3.3 V PWM signal from the controller.  
www.onsemi.com  
4

与FDMF6821C相关器件

型号 品牌 描述 获取价格 数据表
FDMF6823A FAIRCHILD Extra-Small, High-Performance, High-Frequency DrMOS Module

获取价格

FDMF6823A ONSEMI 超小型,高性能,高频率 DrMOS 模块

获取价格

FDMF6823B FAIRCHILD Extra-Small, High-Performance, High-Frequency DrMOS Module

获取价格

FDMF6823B ONSEMI 超小型、高性能、高频DrMOS模块

获取价格

FDMF6823C FAIRCHILD Extra-Small, High-Performance, High-Frequency DrMOS Module

获取价格

FDMF6823C ONSEMI 超小型、高性能、高频DrMOS模块

获取价格