Programmable Frequency Sweep and
Output Burst Waveform Generator
AD5930
FEATURES
GENERAL DESCRIPTION
Programmable frequency profile
No external components necessary
Output frequency up to 25 MHz
Burst and listen capability
Preprogrammable frequency profile minimizes number of
DSP/µcontroller writes
Sinusoidal/triangular/square wave outputs
Automatic or single pin control of frequency stepping
Waveform starts at known phase
Increments at 0° phase or phase continuously
Power-down mode: 20 µA
1
The AD5930 is a waveform generator with programmable
frequency sweep and output burst capability. Utilizing
embedded digital processing that allows enhanced frequency
control, the device generates synthesized analog or digital
frequency-stepped waveforms. Because frequency profiles
are preprogrammed, continuous write cycles are eliminated
and thereby free up valuable DSP/µcontroller resources.
Waveforms start from a known phase and are incremented
phase continuously, which allows phase shifts to be easily
determined. Consuming only 8 mA, the AD5930 provides a
convenient low power solution to waveform generation.
Power supply: 2.3 V to 5.5 V
The AD5930 can be operated in a variety of modes. In
continuous output mode, the device outputs the required
frequency for a defined length of time and then steps to the
next frequency. The length of time the device outputs a
particular frequency is either preprogrammed and the device
increments the frequency automatically, or, alternatively, is
incremented externally via the CTRL pin. In burst mode, the
device outputs its frequency for a length of time and then
returns to midscale for a further predefined length of time
before stepping to the next frequency. When the MSBOUT pin
is enabled, a digital output is generated.
Automotive temperature range: −40°C to +125°C
20-lead pb-free TSSOP
APPLICATIONS
Frequency sweeping/radar
Network/impedance measurements
Incremental frequency stimulus
Sensory applications
Proximity and motion
BFSK
Frequency bursting/pulse trains
(continued on Page 3)
FUNCTIONAL BLOCK DIAGRAM
INTERRUPT STANDBY
DVDD CAP/2.5V
DGND
AGND AVDD
AD5930
REGULATOR
VCC
2.5V
SYNC
SYNCOUT
MCLK
CTRL
BUFFER
BUFFER
OUTPUT BURST
CONTROLLER
DGND O/P
MSBOUT
DATA
SYNC
INCREMENT
CONTROLLER
24-BIT
PIPELINED
DDS CORE
IOUTB
IOUT
DATA
INCR
10-BIT
DAC
FREQUENCY
CONTROLLER
24
DATA
AND CONTROL
ON-BOARD
REFERENCE
FULL-SCALE
CONTROL
COMP
CONTROL
REGISTER
SERIAL INTERFACE
REF
FSADJUST
FSYNC SCLK SDATA
Figure 1.
1 Protected by US Patent Number 6747583, other patents pending.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice.
No license is granted by implication or otherwise under any patent or patent rights of Analog
Devices.Trademarks and registered trademarks are theproperty of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
www.analog.com
© 2005 Analog Devices, Inc. All rights reserved.