Datasheet > EPM9560RC208-15

EPM9560RC208-15

更新时间： 2024-11-04 23:51:15

品牌	Logo	应用领域
其他 - ETC		可编程逻辑输入元件 LTE 时钟
页数	文件大小	规格书
42页	459K
描述

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EPM9560RC208-15 数据手册

MAX 9000

Programmable Logic

Device Family

Includes

MAX 9000A

November 2001, ver. 6.3

Data Sheet

■

High-performance CMOS EEPROM-based programmable logic

devices (PLDs) built on third-generation Multiple Array MatriX

(MAX^®) architecture

Features...

■

5.0-V in-system programmability (ISP) through built-in IEEE Std.

1149.1 Joint Test Action Group (JTAG) interface

Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE

Std. 1149.1-1990

High-density erasable programmable logic device (EPLD) family

ranging from 6,000 to 12,000 usable gates (see Table 1)

10-ns pin-to-pin logic delays with counter frequencies of up to

144 MHz

Fully compliant with the peripheral component interconnect Special

Interest Group’s (PCI SIG) PCI Local Bus Specification, Revision 2.2

Dual-output macrocell for independent use of combinatorial and

registered logic

■

FastTrack^®Interconnect for fast, predictable interconnect delays

Input/ output registers with clear and clock enable on all I/ O pins

Programmable output slew-rate control to reduce switching noise

MultiVolt^™I/ O interface operation, allowing devices to interface

with 3.3-V and 5.0-V devices

■

Configurable expander product-term distribution allowing up to 32

product terms per macrocell

Programmable power-saving mode for more than 50% power

reduction in each macrocell

Table 1. MAX 9000 Device Features

Feature EPM9320

EPM9400

EPM9480

EPM9560

EPM9320A

EPM9560A

Usable gates

6,000

484

320

8,000

580

400

10,000

676

480

12,000

772

560

Flipflops

Macrocells

Logic array blocks (LABs)

Maximum user I/O pins

t_PD1(ns)

168

159

175

216

t_FSU(ns)

3.0

_FCO(ns)

4.5

4.8

f_CNT(MHz)

144

118

144

Altera Corporation

A-DS-M9000-6.3

12 3 4 5 6 7...42

中文翻译

下载PDF

与EPM9560RC208-15相关器件

型号	品牌	获取价格	描述	数据表
EPM9560RC208-20	ETC	获取价格
EPM9560RC208-25	ALTERA	获取价格	EE PLD, 25ns, CMOS, PQFP208, HEAT SINK, RQFP-208
EPM9560RC240-12C	ALTERA	获取价格	EE PLD, 13.4ns, CMOS, PQFP240, HEAT SINK, POWER, QFP-240
EPM9560RC240-15	ALTERA	获取价格	Programmable Logic Device Family
EPM9560RC240-15C	ALTERA	获取价格	EE PLD, 16.6ns, 560-Cell, CMOS, PQFP240, POWER, RQFP-240
EPM9560RC240-15N	ALTERA	获取价格	EE PLD, 16.6ns, CMOS, PQFP240, POWER, RQFP-240
EPM9560RC240-20	ALTERA	获取价格	EE PLD, 23.6ns, 560-Cell, CMOS, PQFP240, POWER, RQFP-240
EPM9560RC304-15	ETC	获取价格
EPM9560RC304-25	ALTERA	获取价格	EE PLD, 25ns, CMOS, PQFP304, HEAT SINK, RQFP-304
EPM9560RI208-15	ALTERA	获取价格	EE PLD, 16.6ns, 560-Cell, CMOS, PQFP208, RQFP-208