5秒后页面跳转
EPM7128AELC84-7 PDF预览

EPM7128AELC84-7

更新时间: 2024-11-02 17:58:23
品牌 Logo 应用领域
阿尔特拉 - ALTERA 时钟输入元件可编程逻辑
页数 文件大小 规格书
64页 437K
描述
EE PLD, 7.5ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84

EPM7128AELC84-7 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Transferred零件包装代码:LCC
包装说明:PLASTIC, LCC-84针数:84
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.39.00.01风险等级:5.36
Is Samacsys:N其他特性:YES
最大时钟频率:129.9 MHz系统内可编程:YES
JESD-30 代码:S-PQCC-J84JESD-609代码:e0
JTAG BST:YES长度:29.3116 mm
湿度敏感等级:2专用输入次数:
I/O 线路数量:68宏单元数:128
端子数量:84最高工作温度:70 °C
最低工作温度:组织:0 DEDICATED INPUTS, 68 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC84,1.2SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):220电源:2.5/3.3,3.3 V
可编程逻辑类型:EE PLD传播延迟:7.5 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Programmable Logic Devices最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:J BEND端子节距:1.27 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:29.3116 mmBase Number Matches:1

EPM7128AELC84-7 数据手册

 浏览型号EPM7128AELC84-7的Datasheet PDF文件第2页浏览型号EPM7128AELC84-7的Datasheet PDF文件第3页浏览型号EPM7128AELC84-7的Datasheet PDF文件第4页浏览型号EPM7128AELC84-7的Datasheet PDF文件第5页浏览型号EPM7128AELC84-7的Datasheet PDF文件第6页浏览型号EPM7128AELC84-7的Datasheet PDF文件第7页 
MAX 7000A  
Programmable Logic  
Device  
Includes  
MAX 7000AE  
®
September 2003, ver. 4.5  
Data Sheet  
High-performance 3.3-V EEPROM-based programmable logic  
devices (PLDs) built on second-generation Multiple Array MatriX  
(MAX®) architecture (see Table 1)  
3.3-V in-system programmability (ISP) through the built-in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with  
advanced pin-locking capability  
Features...  
MAX 7000AE device in-system programmability (ISP) circuitry  
compliant with IEEE Std. 1532  
EPM7128A and EPM7256A device ISP circuitry compatible with  
IEEE Std. 1532  
Built-in boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1  
Supports JEDEC Jam Standard Test and Programming Language  
(STAPL) JESD-71  
Enhanced ISP features  
Enhanced ISP algorithm for faster programming (excluding  
EPM7128A and EPM7256A devices)  
ISP_Done bit to ensure complete programming (excluding  
EPM7128A and EPM7256A devices)  
Pull-up resistor on I/O pins during in-system programming  
Pin-compatible with the popular 5.0-V MAX 7000S devices  
High-density PLDs ranging from 600 to 10,000 usable gates  
Extended temperature range  
For information on in-system programmable 5.0-V MAX 7000 or 2.5-V  
MAX 7000B devices, see the MAX 7000 Programmable Logic Device Family  
Data Sheet or the MAX 7000B Programmable Logic Device Family Data Sheet.  
f
Altera Corporation  
1
DS-M7000A-4.5  

EPM7128AELC84-7 替代型号

型号 品牌 替代类型 描述 数据表
EPM7128ALC84-7 ALTERA

完全替代

EE PLD, 7.5ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128AELC84-10N ALTERA

完全替代

EE PLD, 10ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84

与EPM7128AELC84-7相关器件

型号 品牌 获取价格 描述 数据表
EPM7128AELC84-7N INTEL

获取价格

EE PLD, 7.5ns, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128AELI84-12 ALTERA

获取价格

EE PLD, 12ns, 128-Cell, CMOS, PQCC84, PLASTIC, LCC-84
EPM7128AETC100-10 ALTERA

获取价格

High-performance 3.3-V EEPROM-based programmable logic devices (PLDs) built on second-gene
EPM7128AETC100-10 INTEL

获取价格

EE PLD, 10ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128AETC100-10N INTEL

获取价格

EE PLD, 10ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128AETC100-4 ALTERA

获取价格

EE PLD, 4.5ns, CMOS, PQFP100, TQFP-100
EPM7128AETC100-5 ALTERA

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128AETC100-5 INTEL

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128AETC100-5N ALTERA

获取价格

EE PLD, 5ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM7128AETC100-6 ALTERA

获取价格

EE PLD, 6ns, 128-Cell, CMOS, PQFP100, TQFP-100