5秒后页面跳转
EPM3128ATC144-7 PDF预览

EPM3128ATC144-7

更新时间: 2024-11-02 21:04:15
品牌 Logo 应用领域
英特尔 - INTEL 时钟LTE输入元件可编程逻辑
页数 文件大小 规格书
46页 711K
描述
EE PLD, 7.5ns, 128-Cell, CMOS, PQFP144, TQFP-144

EPM3128ATC144-7 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:LFQFP, QFP144,.87SQ,20Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.21
Is Samacsys:N其他特性:YES
最大时钟频率:129.9 MHz系统内可编程:YES
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
JTAG BST:YES长度:20 mm
湿度敏感等级:3专用输入次数:
I/O 线路数量:96宏单元数:128
端子数量:144最高工作温度:70 °C
最低工作温度:组织:0 DEDICATED INPUTS, 96 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:LFQFP封装等效代码:QFP144,.87SQ,20
封装形状:SQUARE封装形式:FLATPACK, LOW PROFILE, FINE PITCH
峰值回流温度(摄氏度):220电源:2.5/3.3,3.3 V
可编程逻辑类型:EE PLD传播延迟:7.5 ns
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Programmable Logic Devices最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:20 mmBase Number Matches:1

EPM3128ATC144-7 数据手册

 浏览型号EPM3128ATC144-7的Datasheet PDF文件第2页浏览型号EPM3128ATC144-7的Datasheet PDF文件第3页浏览型号EPM3128ATC144-7的Datasheet PDF文件第4页浏览型号EPM3128ATC144-7的Datasheet PDF文件第5页浏览型号EPM3128ATC144-7的Datasheet PDF文件第6页浏览型号EPM3128ATC144-7的Datasheet PDF文件第7页 
MAX 3000A  
Programmable Logic  
Device Family  
®
June 2006, ver. 3.5  
Data Sheet  
High–performance, low–cost CMOS EEPROM–based programmable  
logic devices (PLDs) built on a MAX® architecture (see Table 1)  
3.3-V in-system programmability (ISP) through the built–in  
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with  
advanced pin-locking capability  
Features...  
ISP circuitry compliant with IEEE Std. 1532  
Built–in boundary-scan test (BST) circuitry compliant with  
IEEE Std. 1149.1-1990  
Enhanced ISP features:  
Enhanced ISP algorithm for faster programming  
ISP_Done bit to ensure complete programming  
Pull-up resistor on I/O pins during in–system programming  
High–density PLDs ranging from 600 to 10,000 usable gates  
4.5–ns pin–to–pin logic delays with counter frequencies of up to  
227.3 MHz  
MultiVoltTM I/O interface enabling the device core to run at 3.3 V,  
while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic  
levels  
Pin counts ranging from 44 to 256 in a variety of thin quad flat pack  
(TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier  
(PLCC), and FineLine BGATM packages  
Hot–socketing support  
Programmable interconnect array (PIA) continuous routing structure  
for fast, predictable performance  
Industrial temperature range  
Table 1. MAX 3000A Device Features  
Feature  
EPM3032A  
EPM3064A  
EPM3128A  
EPM3256A  
EPM3512A  
Usable gates  
Macrocells  
600  
32  
2
1,250  
64  
2,500  
128  
8
5,000  
256  
16  
10,000  
512  
Logic array blocks  
4
32  
Maximum user I/O  
pins  
34  
66  
98  
161  
208  
t
t
t
f
PD (ns)  
4.5  
2.9  
4.5  
2.8  
5.0  
3.3  
7.5  
5.2  
7.5  
5.6  
SU (ns)  
CO1 (ns)  
CNT (MHz)  
3.0  
3.1  
3.4  
4.8  
4.7  
227.3  
222.2  
192.3  
126.6  
116.3  
Altera Corporation  
1
DS-MAX3000A-3.5  

与EPM3128ATC144-7相关器件

型号 品牌 获取价格 描述 数据表
EPM3128ATC144-7N ALTERA

获取价格

EE PLD, 7.5ns, 128-Cell, CMOS, PQFP144, TQFP-144
EPM3128ATC144-7N INTEL

获取价格

EE PLD, 7.5ns, 128-Cell, CMOS, PQFP144, TQFP-144
EPM3128ATI100-10 INTEL

获取价格

EE PLD, 10ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM3128ATI100-10N ALTERA

获取价格

EE PLD, 10ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM3128ATI100-10N INTEL

获取价格

EE PLD, 10ns, 128-Cell, CMOS, PQFP100, TQFP-100
EPM3128ATI144-10 INTEL

获取价格

EE PLD, 10ns, 128-Cell, CMOS, PQFP144, TQFP-144
EPM3256A ALTERA

获取价格

Programmable Logic Device Family
EPM3256AFC256-10 INTEL

获取价格

EE PLD, 10ns, 256-Cell, CMOS, PBGA256, FINE LINE, BGA-256
EPM3256AFI256-10 INTEL

获取价格

EE PLD, 10ns, 256-Cell, CMOS, PBGA256, FINE LINE, BGA-256
EPM3256AQC208-10 INTEL

获取价格

EE PLD, 10ns, 256-Cell, CMOS, PQFP208, PLASTIC, QFP-208