Datasheet > EPF10K100ARC240-2N

EPF10K100ARC240-2N

更新时间： 2024-02-20 11:47:03

品牌	Logo	应用领域
阿尔特拉 - ALTERA		/
页数	文件大小	规格书
128页	637K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

EPF10K100ARC240-2N 数据手册

浏览型号EPF10K100ARC240-2N的Datasheet PDF文件第2页

浏览型号EPF10K100ARC240-2N的Datasheet PDF文件第3页

浏览型号EPF10K100ARC240-2N的Datasheet PDF文件第4页

浏览型号EPF10K100ARC240-2N的Datasheet PDF文件第5页

浏览型号EPF10K100ARC240-2N的Datasheet PDF文件第6页

浏览型号EPF10K100ARC240-2N的Datasheet PDF文件第7页

Includes

FLEX 10KA

FLEX 10K

Embedded Programmable

Logic Device Family

January 2003, ver. 4.2

Data Sheet

■

The industry’s first embedded programmable logic device (PLD)

family, providing System-on-a-Programmable-Chip (SOPC)

integration

Features...

–

Embedded array for implementing megafunctions, such as

efficient memory and specialized logic functions

Logic array for general logic functions

–

■

High density

–

10,000 to 250,000 typical gates (see Tables 1 and 2)

Up to 40,960 RAM bits; 2,048 bits per embedded array block

(EAB), all of which can be used without reducing logic capacity

System-level features

–

MultiVolt^TMI/O interface support

5.0-V tolerant input pins in FLEX^®10KA devices

Low power consumption (typical specification less than 0.5 mA

in standby mode for most devices)

–

FLEX 10K and FLEX 10KA devices support peripheral

component interconnect Special Interest Group (PCI SIG) PCI

Local Bus Specification, Revision 2.2

–

FLEX 10KA devices include pull-up clamping diode, selectable

on a pin-by-pin basis for 3.3-V PCI compliance

Select FLEX 10KA devices support 5.0-V PCI buses with eight or

fewer loads

Built-in Joint Test Action Group (JTAG) boundary-scan test

(BST) circuitry compliant with IEEE Std. 1149.1-1990, available

without consuming any device logic

Table 1. FLEX 10K Device Features

Feature

EPF10K10

EPF10K10A

EPF10K20

EPF10K30

EPF10K30A

EPF10K40

EPF10K50

EPF10K50V

Typical gates (logic and RAM) (1)

Maximum system gates

Logic elements (LEs)

10,000

31,000

576

20,000

63,000

1,152

144

30,000

69,000

1,728

216

40,000

93,000

2,304

288

50,000

116,000

2,880

360

Logic array blocks (LABs)

Embedded array blocks (EABs)

Total RAM bits

6,144

150

12,288

189

12,288

246

16,384

189

20,480

310

Maximum user I/O pins

Altera Corporation

DS-F10K-4.2

12 3 4 5 6 7...128

中文翻译

下载PDF

EPF10K100ARC240-2N 替代型号

型号	品牌	替代类型	描述	数据表
EPF10K100ARC240-3N	ALTERA	完全替代	Loadable PLD, 0.8ns, CMOS, PQFP240, RQFP-240
EPF10K100ARC240-3	ALTERA	完全替代	Loadable PLD, 0.8ns, CMOS, PQFP240, RQFP-240
EPF10K100ARC240-1N	ALTERA	完全替代	Loadable PLD, 0.6ns, CMOS, PQFP240, RQFP-240

与EPF10K100ARC240-2N相关器件

型号	品牌	获取价格	描述	数据表
EPF10K100ARC240-3	INTEL	获取价格	Loadable PLD, 0.8ns, CMOS, PQFP240, RQFP-240
EPF10K100ARC240-3	ALTERA	获取价格	Loadable PLD, 0.8ns, CMOS, PQFP240, RQFP-240
EPF10K100ARC240-3N	ALTERA	获取价格	Loadable PLD, 0.8ns, CMOS, PQFP240, RQFP-240
EPF10K100ARI240-1	ALTERA	获取价格	Loadable PLD, 12.5ns, CMOS, PQFP240, RQFP-240
EPF10K100ARI240-3	ALTERA	获取价格	Embedded Programmable Logic Device Family
EPF10K100ARI240-3	INTEL	获取价格	Loadable PLD, 0.8ns, CMOS, PQFP240, RQFP-240
EPF10K100ARI240-3N	ALTERA	获取价格	暂无描述
EPF10K100B	ALTERA	获取价格	Embedded Programmable Logic Device
EPF10K100BC560-4	ALTERA	获取价格	Loadable PLD, 23.8ns, CMOS, PBGA560, BGA-560
EPF10K100BFC256-1	ALTERA	获取价格	Loadable PLD, 11ns, CMOS, PBGA256, 17 X 17 MM, 1 MM PITCH, FINE LINE, BGA-256

与EPF10K100ARC240-2N相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

EPF10K100ARC240-2N

EPF10K100ARC240-2N 数据手册

EPF10K100ARC240-2N 替代型号

与EPF10K100ARC240-2N相关器件

与EPF10K100ARC240-2N相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EPF10K100ARC240-2N

EPF10K100ARC240-2N 数据手册

EPF10K100ARC240-2N 替代型号

与EPF10K100ARC240-2N相关器件

与EPF10K100ARC240-2N相关文章

您还可以找

您在本页遇到什么问题？