5秒后页面跳转
EPF10K100ABC356-2 PDF预览

EPF10K100ABC356-2

更新时间: 2024-01-05 12:32:20
品牌 Logo 应用领域
英特尔 - INTEL /
页数 文件大小 规格书
143页 1990K
描述
Loadable PLD, 0.7ns, CMOS, PBGA356, BGA-356

EPF10K100ABC356-2 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:LBGA, BGA356,26X26,50Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.05JESD-30 代码:S-PBGA-B356
JESD-609代码:e1长度:35 mm
湿度敏感等级:3专用输入次数:4
I/O 线路数量:274输入次数:274
逻辑单元数量:4992输出次数:274
端子数量:356最高工作温度:70 °C
最低工作温度:组织:4 DEDICATED INPUTS, 274 I/O
输出函数:REGISTERED封装主体材料:PLASTIC/EPOXY
封装代码:LBGA封装等效代码:BGA356,26X26,50
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度):245电源:2.5/3.3,3.3 V
可编程逻辑类型:LOADABLE PLD传播延迟:0.7 ns
认证状态:Not Qualified座面最大高度:1.63 mm
子类别:Field Programmable Gate Arrays最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Silver/Copper (Sn/Ag/Cu)
端子形式:BALL端子节距:1.27 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:40
宽度:35 mmBase Number Matches:1

EPF10K100ABC356-2 数据手册

 浏览型号EPF10K100ABC356-2的Datasheet PDF文件第1页浏览型号EPF10K100ABC356-2的Datasheet PDF文件第2页浏览型号EPF10K100ABC356-2的Datasheet PDF文件第4页浏览型号EPF10K100ABC356-2的Datasheet PDF文件第5页浏览型号EPF10K100ABC356-2的Datasheet PDF文件第6页浏览型号EPF10K100ABC356-2的Datasheet PDF文件第7页 
FLEX 10K Embedded Programmable Logic Device Family Data Sheet  
Flexible interconnect  
FastTrack® Interconnect continuous routing structure for fast,  
predictable interconnect delays  
Dedicated carry chain that implements arithmetic functions such  
as fast adders, counters, and comparators (automatically used by  
software tools and megafunctions)  
Dedicated cascade chain that implements high-speed,  
high-fan-in logic functions (automatically used by software tools  
and megafunctions)  
Tri-state emulation that implements internal tri-state buses  
Up to six global clock signals and four global clear signals  
Powerful I/ O pins  
Individual tri-state output enable control for each pin  
Open-drain option on each I/ O pin  
Programmable output slew-rate control to reduce switching  
noise  
FLEX 10KA devices support hot-socketing  
Peripheral register for fast setup and clock-to-output delay  
Flexible package options  
Available in a variety of packages with 84 to 600 pins (see  
Tables 4 and 5)  
Pin-compatibility with other FLEX 10K devices in the same  
package  
FineLine BGATM packages maximize board space efficiency  
Software design support and automatic place-and-route provided by  
Altera development systems for Windows-based PCs and Sun  
SPARCstation, HP 9000 Series 700/ 800 workstations  
Additional design entry and simulation support provided by EDIF  
2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM),  
DesignWare components, Verilog HDL, VHDL, and other interfaces  
to popular EDA tools from manufacturers such as Cadence,  
Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity,  
VeriBest, and Viewlogic  
Altera Corporation  
3

与EPF10K100ABC356-2相关器件

型号 品牌 获取价格 描述 数据表
EPF10K100ABC356-2N INTEL

获取价格

Loadable PLD, 0.7ns, CMOS, PBGA356, BGA-356
EPF10K100ABC356-2N ALTERA

获取价格

Loadable PLD, 0.7ns, CMOS, PBGA356, BGA-356
EPF10K100ABC356-3 ALTERA

获取价格

Embedded Programmable Logic Device Family
EPF10K100ABC356-3 INTEL

获取价格

Loadable PLD, 0.8ns, CMOS, PBGA356, BGA-356
EPF10K100ABC356-3N ALTERA

获取价格

Loadable PLD, 0.8ns, CMOS, PBGA356, BGA-356
EPF10K100ABC600-1 ALTERA

获取价格

Loadable PLD, 0.6ns, CMOS, PBGA600, BGA-600
EPF10K100ABC600-2N INTEL

获取价格

Loadable PLD, 0.7ns, CMOS, PBGA600, BGA-600
EPF10K100ABC600-3 INTEL

获取价格

Loadable PLD, 0.8ns, CMOS, PBGA600, BGA-600
EPF10K100ABC600-3 ALTERA

获取价格

Loadable PLD, 0.8ns, CMOS, PBGA600, BGA-600
EPF10K100ABI356-2 INTEL

获取价格

Loadable PLD, 0.7ns, CMOS, PBGA356, BGA-356