5秒后页面跳转
EPA1140-400 PDF预览

EPA1140-400

更新时间: 2024-11-07 03:34:39
品牌 Logo 应用领域
PCA 延迟线
页数 文件大小 规格书
1页 22K
描述
SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines

EPA1140-400 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:SOIC
包装说明:SOP, GWDIP8,.4针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.71其他特性:MAX RISE TIME CAPTURED
系列:1140输入频率最大值(fmax):2.5 MHz
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
逻辑集成电路类型:ACTIVE DELAY LINE湿度敏感等级:3
功能数量:1抽头/阶步数:5
端子数量:8最高工作温度:125 °C
最低工作温度:-55 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:GWDIP8,.4封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):75 mA
可编程延迟线:NOProp。Delay @ Nom-Sup:400 ns
认证状态:Not Qualified座面最大高度:6.35 mm
子类别:Delay Lines最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:TTL
温度等级:MILITARY端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
总延迟标称(td):400 nsBase Number Matches:1

EPA1140-400 数据手册

  
SMD 8 Pin 5 Tap TTL Compatible  
Active Delay Lines  
E L E C T R O N I C S I N C .  
EPA1140-XX & EPA1140-XX-RC  
Add “-RC” after part number for RoHS Compliant  
Total Delay  
(±5% or ± 2nS)  
Tap Delays  
(±5% or ± 2nS)  
Total Delay  
(±5% or ± 2nS)  
PCA  
Part Number  
Tap Delays  
(±5% or ± 2nS)  
PCA  
Part Number  
EPA1140-25(-RC)  
EPA1140-30(-RC)  
EPA1140-35(-RC)  
EPA1140-40(-RC)  
EPA1140-45(-RC)  
EPA1140-50(-RC)  
EPA1140-60(-RC)  
EPA1140-75(-RC)  
EPA1140-100(-RC)  
EPA1140-125(-RC)  
5, 10, 15, 20  
6, 12, 18, 24  
7, 14, 21, 28  
8, 16, 24, 32  
9, 18, 27, 36  
10, 20, 30, 40  
12, 24, 36, 48  
15, 30, 45, 60  
20, 40, 60, 80  
25, 50, 75, 100  
25  
30  
EPA1140-150(-RC)  
EPA1140-175(-RC)  
EPA1140-200(-RC)  
EPA1140-225(-RC)  
EPA1140-250(-RC)  
EPA1140-300(-RC)  
EPA1140-350(-RC)  
EPA1140-400(-RC)  
EPA1140-450(-RC)  
EPA1140-500(-RC)  
30, 60, 90, 120  
150  
175  
200  
225  
250  
300  
350  
400  
450  
500  
35, 70, 105, 140  
40, 80, 120, 160  
45, 90, 135, 180  
50, 100, 150, 200  
60, 120, 180, 240  
70, 140, 210, 280  
80, 160, 240, 320  
90, 180, 270, 360  
100, 200, 300, 400  
35  
40  
45  
50  
60  
75  
100  
125  
Whichever is greater. Delay times referenced from input to leading and trailing edges at 25°C, 5.0V, with no load.  
DC Electrical Characteristics  
Schematic  
Parameter  
Test Conditions  
= min. V = max. I  
Min. Max. Unit  
V
High-Level Output Voltage  
Low-Level Output Voltage  
Input Clamp Voltage  
V
V
V
V
V
V
V
= max 2.7  
V
V
V
µA  
mA  
mA  
OH  
CC  
CC  
CC  
CC  
CC  
CC  
CC  
IL  
OH  
OL  
8
7
2
6
3
5
OUTPUT  
VCC  
V
= min. V = min. I  
= max  
0.5  
-1.2  
50  
1.0  
-2  
OL  
IH  
= min. I = II  
K
V
IK  
I
I
High-Level Input Current  
= max. V = 2.7V  
IN  
IH  
INPUT 1  
= max. V = 5.25V  
IN  
I
I
Low-Level Input Current  
Short Circuit Output Current  
= max. V = 0.5V  
IN  
IL  
OS  
-100  
= max. V  
= 0.  
-40  
OUT  
(One output at a time)  
= max. V = OPEN  
mA  
GROUND  
4
I
I
T
High-Level Supply Current  
Low-Level Supply Current  
Output Rise Time  
Fanout High-Level Output  
Fanout Low-Level Output  
V
V
75  
75  
4
mA  
mA  
nS  
CCH  
CCL  
CC  
CC  
IN  
= max. V = 0  
Td £ 500 nS (0.75 to 2.4 Volts)  
IN  
Package  
RO  
N
V
V
= max. V  
= max. V  
= 2.7V  
= 0.5V  
20 TTL Load  
10 TTL Load  
H
CC  
CC  
OH  
OL  
.030  
(.762)  
N
L
PCA  
.400  
Max.  
(10.16)  
.280  
EPA1140-25(-RC)  
.410  
(10.41)  
.055  
(1.40)  
Max.  
Pad Layout  
(7.11)  
D.C.  
Recommended Operating Conditions Min. Max. Unit  
.100  
.100  
(2.54)  
V
Supply Voltage  
5.25  
V
V
V
mA  
mA  
mA  
%
4.75  
2.0  
CC  
(2.54)  
V
High-Level Input Voltage  
Low-Level Input Voltage  
Input Clamp Current  
High-Level Output Current  
Low-Level Output Current  
Pulse Width of Total Delay  
Duty Cycle  
IH  
V
0.8  
-18  
-1.0  
20  
IL  
IK  
OH  
.500 Max.  
I
I
I
.010  
Typ.  
(.254)  
.250  
Max.  
(6.35)  
OL  
P
*
40  
W
d*  
T
40  
+125  
%
°C  
.020  
(.508)  
.050  
(1.27)  
.300  
(7.62)  
Operating Free-Air Temperature  
-55  
A
*These two values are inter-dependent.  
Notes :  
EPA1140-XX  
EPA1140-XX-RC  
1. Lead Finish  
SnPb  
Hot Tin Dip (Sn)  
Input Pulse Test Conditions @ 25° C  
Unit  
2. Peak Temperature Rating  
4. Weight  
225°C  
260°C  
E
Pulse Input Voltage  
Pulse Width % of Total Delay  
Pulse Rise Time (0.75 - 2.4 Volts)  
Pulse Repetition Rate @ Td £ 200 nS  
Pulse Repetition Rate @ Td > 200 nS  
Supply Voltage  
3.2  
110  
2.0  
1.0  
100  
5.0  
Volts  
%
nS  
MHz  
KHz  
Volts  
IN  
.976 grams  
.976 grams  
P
W
(Tube)  
5. Packaging Information  
(*Add “TR” to end of part  
number, but in front of  
TBD pieces/tube  
TBD pieces/13” reel TBD pieces/13” reel  
(*EPA1140-XXTR)  
TBD pieces/tube  
T
RI  
P
(Tape & Reel)  
RR  
(*EPA1140-XXTR-RC)  
“-RC”when placing order)  
V
CC  
Lead Material : Matte Tin with Ni Barrier  
Unless Otherwise Specified Dimensions are in Inches /mm ± .010 /.25  
Product performance is limited to specified parameters. Data is subject to change without prior notice.  
CSA1140-XX & -RC Rev. B 8/17/06 RR  
PCA ELECTRONICS, INC.  
16799 SCHOENBORN ST.  
NORTH HILLS, CA 91343  
TEL: (818) 892-0761  
FAX: (818) 894-5791  
http://www.pca.com  

与EPA1140-400相关器件

型号 品牌 获取价格 描述 数据表
EPA1140-400-RC PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-40-RC PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-45 PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-450 PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-450-RC PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-45-RC PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-50 PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-500 PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-500-RC PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines
EPA1140-50-RC PCA

获取价格

SMD 8 Pin 5 Tap TTL Compatible Active Delay Lines