5秒后页面跳转
EP4CE55F23C7 PDF预览

EP4CE55F23C7

更新时间: 2024-02-14 02:54:19
品牌 Logo 应用领域
英特尔 - INTEL
页数 文件大小 规格书
44页 663K
描述
Field Programmable Gate Array, 3491 CLBs, 472.5MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM PITCH, FBGA-484

EP4CE55F23C7 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:BGA
包装说明:23 X 23 MM, 1 MM PITCH, LEAD FREE, FBGA-484针数:484
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.21最大时钟频率:472.5 MHz
JESD-30 代码:S-PBGA-B484JESD-609代码:e1
长度:23 mm湿度敏感等级:3
可配置逻辑块数量:3491输入次数:327
逻辑单元数量:55856输出次数:327
端子数量:484最高工作温度:85 °C
最低工作温度:组织:3491 CLBS
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA484,22X22,40封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):260
电源:1.2,1.2/3.3,2.5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:2.4 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.25 V
最小供电电压:1.15 V标称供电电压:1.2 V
表面贴装:YES温度等级:OTHER
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:23 mm
Base Number Matches:1

EP4CE55F23C7 数据手册

 浏览型号EP4CE55F23C7的Datasheet PDF文件第6页浏览型号EP4CE55F23C7的Datasheet PDF文件第7页浏览型号EP4CE55F23C7的Datasheet PDF文件第8页浏览型号EP4CE55F23C7的Datasheet PDF文件第10页浏览型号EP4CE55F23C7的Datasheet PDF文件第11页浏览型号EP4CE55F23C7的Datasheet PDF文件第12页 
Chapter 1: Cyclone IV Device Datasheet  
1–9  
Operating Conditions  
The OCT resistance may vary with the variation of temperature and voltage after  
calibration at device power-up. Use Table 1–10 and Equation 1–1 to determine the  
final OCT resistance considering the variations after calibration at device power-up.  
Table 1–10 lists the change percentage of the OCT resistance with voltage and  
temperature.  
Table 1–10. OCT Variation After Calibration at Device Power-Up for Cyclone IV Devices  
Nominal Voltage  
dR/dT (%/°C)  
0.262  
dR/dV (%/mV)  
–0.026  
3.0  
2.5  
1.8  
1.5  
1.2  
0.234  
–0.039  
0.219  
–0.086  
0.199  
–0.136  
0.161  
–0.288  
Equation 1–1. Final OCT Resistance (1), (2), (3), (4), (5), (6)  
(7)  
RV = (V2 – V1) × 1000 × dR/dV –––––  
(8)  
RT = (T2 – T1) × dR/dT –––––  
(9)  
For Rx < 0; MFx = 1/ (|Rx|/100 + 1) –––––  
(10)  
For Rx > 0; MFx = Rx/100 + 1 –––––  
(11)  
MF = MFV × MFT –––––  
(12)  
Rfinal = Rinitial × MF –––––  
Notes to Equation 1–1:  
(1) T2 is the final temperature.  
(2) T1 is the initial temperature.  
(3) MF is multiplication factor.  
(4) Rfinal is final resistance.  
(5) Rinitial is initial resistance.  
(6) Subscript x refers to both V and T.  
(7) RV is a variation of resistance with voltage.  
(8) RT is a variation of resistance with temperature.  
(9) dR/dT is the change percentage of resistance with temperature after calibration at device power-up.  
(10) dR/dV is the change percentage of resistance with voltage after calibration at device power-up.  
(11) V2 is final voltage.  
(12) V1 is the initial voltage.  
March 2016 Altera Corporation  
Cyclone IV Device Handbook,  
Volume 3  

与EP4CE55F23C7相关器件

型号 品牌 获取价格 描述 数据表
EP4CE55F23C7N INTEL

获取价格

Field Programmable Gate Array, 3491 CLBs, 472.5MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM
EP4CE55F23C7N ALTERA

获取价格

Field Programmable Gate Array, 3491 CLBs, 472.5MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM
EP4CE55F23C8 INTEL

获取价格

Field Programmable Gate Array, 3491 CLBs, 472.5MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM
EP4CE55F23C8L INTEL

获取价格

Field Programmable Gate Array, 3491 CLBs, 362MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM PI
EP4CE55F23C8LN INTEL

获取价格

Field Programmable Gate Array, 3491 CLBs, 362MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM PI
EP4CE55F23C8N ALTERA

获取价格

Cyclone IV Device Datasheet
EP4CE55F23C8N INTEL

获取价格

Field Programmable Gate Array, 3491 CLBs, 472.5MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM
EP4CE55F23I7 INTEL

获取价格

暂无描述
EP4CE55F23I7 ALTERA

获取价格

Field Programmable Gate Array, 3491 CLBs, 472.5MHz, 55856-Cell, PBGA484, 23 X 23 MM, 1 MM
EP4CE55F23I7N ALTERA

获取价格

1. Cyclone IV FPGA Device Family Overview