5秒后页面跳转
EP3CLS200F780C7N PDF预览

EP3CLS200F780C7N

更新时间: 2024-02-05 18:55:06
品牌 Logo 应用领域
英特尔 - INTEL 时钟可编程逻辑
页数 文件大小 规格书
32页 760K
描述
Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE, FBGA-780

EP3CLS200F780C7N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:BGA
包装说明:LEAD FREE, FBGA-780针数:780
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.39.00.01风险等级:5.24
最大时钟频率:450 MHzJESD-30 代码:S-PBGA-B780
JESD-609代码:e1长度:29 mm
湿度敏感等级:3可配置逻辑块数量:198464
输入次数:413逻辑单元数量:198464
输出次数:413端子数量:780
最高工作温度:85 °C最低工作温度:
组织:198464 CLBS封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA780,28X28,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):245电源:1.2,1.2/3.3,2.5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:2.4 mm子类别:Field Programmable Gate Arrays
最大供电电压:1.25 V最小供电电压:1.15 V
标称供电电压:1.2 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:29 mm
Base Number Matches:1

EP3CLS200F780C7N 数据手册

 浏览型号EP3CLS200F780C7N的Datasheet PDF文件第4页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第5页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第6页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第8页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第9页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第10页 
Chapter 2: Cyclone III LS Device Datasheet  
2–7  
Electrical Characteristics  
Table 2–8 lists the percentage change of the OCT resistance with voltage and  
temperature.  
Table 2–8. Cyclone III LS Devices OCT Variation After Calibration at Device Power-Up (1)  
Nominal Voltage  
dR/dT (%/°C)  
0.262  
dR/dV (%/mV)  
–0.026  
3.0  
2.5  
1.8  
1.5  
1.2  
0.234  
–0.039  
0.219  
–0.086  
0.199  
–0.136  
0.161  
–0.288  
Note to Table 2–8:  
(1) Use this table to calculate the final OCT resistance with the variation of temperature and voltage.  
(1), (2), (3), (4), (5), (6)  
Equation 2–1.  
(7)  
RV = (V2 – V1) × 1000 × dR/dV –––––  
(8)  
RT = (T2 – T1) × dR/dT –––––  
(9)  
For Rx < 0; MFx = 1/ (|Rx|/100 + 1) –––––  
(10)  
For Rx > 0; MFx = Rx/100 + 1 –––––  
(11)  
MF = MFV × MFT –––––  
(12)  
Rfinal = Rinitial × MF –––––  
Notes to Equation 2–1:  
(1) T2 is the final temperature.  
(2) T1 is the initial temperature.  
(3) MF is multiplication factor.  
(4) Rfinal is final resistance.  
(5) Rinitial is initial resistance.  
(6) Subscript × refers to both V and T.  
(7) RV is variation of resistance with voltage.  
(8) RT is variation of resistance with temperature.  
(9) dR/dT is the percentage change of resistance with temperature.  
(10) dR/dV is the percentage change of resistance with voltage.  
(11) V2 is final voltage.  
(12) V1 is the initial voltage.  
July 2012 Altera Corporation  
Cyclone III Device Handbook  
Volume 2  

与EP3CLS200F780C7N相关器件

型号 品牌 获取价格 描述 数据表
EP3CLS200F780C8 ALTERA

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM
EP3CLS200F780C8 INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM
EP3CLS200F780C8N INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,
EP3CLS200F780I7 ALTERA

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM
EP3CLS200F780I7 INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM
EP3CLS200F780I7N INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,
EP3CLS200F780I7N ALTERA

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,
EP3CLS70 ALTERA

获取价格

Cyclone III Device Handbook
EP3CLS70F484C7N INTEL

获取价格

Field Programmable Gate Array, 70208 CLBs, 450MHz, 70208-Cell, CMOS, PBGA484, LEAD FREE, F
EP3CLS70F484C8 ALTERA

获取价格

Field Programmable Gate Array, 70208 CLBs, 450MHz, 70208-Cell, CMOS, PBGA484, 23 X 23 MM,