5秒后页面跳转
EP3CLS200F780C7N PDF预览

EP3CLS200F780C7N

更新时间: 2024-02-18 19:09:23
品牌 Logo 应用领域
英特尔 - INTEL 时钟可编程逻辑
页数 文件大小 规格书
32页 760K
描述
Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE, FBGA-780

EP3CLS200F780C7N 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Transferred零件包装代码:BGA
包装说明:LEAD FREE, FBGA-780针数:780
Reach Compliance Code:unknownECCN代码:3A991
HTS代码:8542.39.00.01风险等级:5.24
最大时钟频率:450 MHzJESD-30 代码:S-PBGA-B780
JESD-609代码:e1长度:29 mm
湿度敏感等级:3可配置逻辑块数量:198464
输入次数:413逻辑单元数量:198464
输出次数:413端子数量:780
最高工作温度:85 °C最低工作温度:
组织:198464 CLBS封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装等效代码:BGA780,28X28,40
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):245电源:1.2,1.2/3.3,2.5 V
可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY认证状态:Not Qualified
座面最大高度:2.4 mm子类别:Field Programmable Gate Arrays
最大供电电压:1.25 V最小供电电压:1.15 V
标称供电电压:1.2 V表面贴装:YES
技术:CMOS温度等级:OTHER
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:40宽度:29 mm
Base Number Matches:1

EP3CLS200F780C7N 数据手册

 浏览型号EP3CLS200F780C7N的Datasheet PDF文件第3页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第4页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第5页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第7页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第8页浏览型号EP3CLS200F780C7N的Datasheet PDF文件第9页 
2–6  
Chapter 2: Cyclone III LS Device Datasheet  
Electrical Characteristics  
Table 2–5. Cyclone III LS Devices Bus Hold Parameters (1)  
V
CCIO (V)  
Parameter  
Condition  
1.2  
1.5  
1.8  
2.5  
3.0  
3.3  
Unit  
Min Max Min  
Max Min Max Min Max Min Max Min Max  
Bus-hold  
high,  
overdrive  
current  
0 V < VIN  
VCCIO  
<
–125  
–175  
–200  
–300  
–500  
–500 A  
Bus-hold  
trip point  
0.3  
0.9 0.375 1.125 0.68 1.07 0.7  
1.7 0.8 2.0 0.8 2.0  
V
Note to Table 2–5:  
(1) Bus-hold trip points are based on calculated input voltages from the JEDEC standard.  
OCT Specifications  
Table 2–6 lists the variation of OCT without calibration across process, temperature,  
and voltage (PVT).  
Table 2–6. Cyclone III LS Devices Series OCT without Calibration Specifications  
Resistance Tolerance  
Description  
V
CCIO (V)  
Unit  
Commercial Max  
Industrial Max  
3.0  
2.5  
1.8  
1.5  
1.2  
30  
30  
40  
50  
50  
40  
40  
50  
50  
50  
%
%
%
%
%
Series OCT without  
calibration  
OCT calibration is automatically performed at device power-up for OCT enabled  
I/Os.  
Table 2–7 lists the OCT calibration accuracy at device power-up.  
Table 2–7. Cyclone III LS Devices Series OCT with Calibration at Device Power-Up Specifications  
Calibration Accuracy  
Description  
V
CCIO (V)  
Unit  
Commercial Max  
Industrial Max  
3.0  
2.5  
1.8  
1.5  
1.2  
10  
10  
10  
10  
10  
10  
10  
10  
10  
10  
%
%
%
%
%
Series Termination with  
power-up calibration  
OCT resistance may vary with the variation of temperature and voltage after  
power-up calibration. Use Table 2–8 and Equation 2–1 to determine the final OCT  
resistance considering the variations after power-up calibration.  
Cyclone III Device Handbook  
Volume 2  
July 2012 Altera Corporation  

与EP3CLS200F780C7N相关器件

型号 品牌 描述 获取价格 数据表
EP3CLS200F780C8 ALTERA Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM

获取价格

EP3CLS200F780C8 INTEL Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM

获取价格

EP3CLS200F780C8N INTEL Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,

获取价格

EP3CLS200F780I7 ALTERA Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM

获取价格

EP3CLS200F780I7 INTEL Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, 29 X 29 MM

获取价格

EP3CLS200F780I7N INTEL Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA780, LEAD FREE,

获取价格