5秒后页面跳转
EP3CLS150F780I7N PDF预览

EP3CLS150F780I7N

更新时间: 2024-01-11 10:39:46
品牌 Logo 应用领域
英特尔 - INTEL 时钟可编程逻辑
页数 文件大小 规格书
32页 760K
描述
Field Programmable Gate Array, 150848 CLBs, 450MHz, 150848-Cell, CMOS, PBGA780, LEAD FREE, FBGA-780

EP3CLS150F780I7N 技术参数

是否Rohs认证: 符合生命周期:Active
包装说明:LEAD FREE, FBGA-780Reach Compliance Code:compliant
ECCN代码:3A991HTS代码:8542.39.00.01
风险等级:5.29最大时钟频率:450 MHz
JESD-30 代码:S-PBGA-B780JESD-609代码:e1
长度:29 mm湿度敏感等级:3
可配置逻辑块数量:150848输入次数:413
逻辑单元数量:150848输出次数:413
端子数量:780最高工作温度:100 °C
最低工作温度:-40 °C组织:150848 CLBS
封装主体材料:PLASTIC/EPOXY封装代码:BGA
封装等效代码:BGA780,28X28,40封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):245
电源:1.2,1.2/3.3,2.5 V可编程逻辑类型:FIELD PROGRAMMABLE GATE ARRAY
认证状态:Not Qualified座面最大高度:2.4 mm
子类别:Field Programmable Gate Arrays最大供电电压:1.25 V
最小供电电压:1.15 V标称供电电压:1.2 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:TIN SILVER COPPER
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:40
宽度:29 mmBase Number Matches:1

EP3CLS150F780I7N 数据手册

 浏览型号EP3CLS150F780I7N的Datasheet PDF文件第1页浏览型号EP3CLS150F780I7N的Datasheet PDF文件第3页浏览型号EP3CLS150F780I7N的Datasheet PDF文件第4页浏览型号EP3CLS150F780I7N的Datasheet PDF文件第5页浏览型号EP3CLS150F780I7N的Datasheet PDF文件第6页浏览型号EP3CLS150F780I7N的Datasheet PDF文件第7页 
2–2  
Chapter 2: Cyclone III LS Device Datasheet  
Electrical Characteristics  
Table 2–1. Cyclone III LS Devices Absolute Maximum Ratings (1) (Part 2 of 2)  
Symbol  
VCCA  
VCCD_PLL  
Parameter  
Min  
–0.5  
–0.5  
Max  
3.75  
1.8  
Unit  
V
Supply (analog) voltage for PLL regulator  
Supply (digital) voltage for PLL  
V
Battery back-up power supply for design  
security volatile key register  
(2)  
VCCBAT  
–0.5  
3.75  
V
VI  
DC input voltage  
–0.5  
–25  
3.95  
40  
V
IOUT  
DC output current, per pin  
mA  
Electrostatic discharge voltage using the human  
body model  
VESDHBM  
VESDCDM  
2000  
500  
V
V
Electrostatic discharge voltage using the  
charged device model  
TSTG  
TJ  
Storage temperature  
–65  
–40  
150  
125  
°C  
°C  
Operating junction temperature  
Notes to Table 2–1:  
(1) Supply voltage specifications apply to voltage readings taken at the device pins with respect to ground, not at the  
power supply.  
(2) VCCBAT is tied to Power-on reset (POR). If the VCCBAT is below 1.2 V, the device will not power up.  
Maximum Allowed Overshoot or Undershoot Voltage  
During transitions, input signals may overshoot to the voltage listed in Table 2–2 and  
undershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods  
shorter than 20 ns.  
Table 2–2 lists the maximum allowed input overshoot voltage and the duration of the  
overshoot voltage as a percentage over the lifetime of the device. The maximum  
allowed overshoot duration is specified as percentage of high-time over the lifetime of  
the device.  
Cyclone III Device Handbook  
Volume 2  
July 2012 Altera Corporation  

与EP3CLS150F780I7N相关器件

型号 品牌 获取价格 描述 数据表
EP3CLS200 ALTERA

获取价格

Cyclone III Device Handbook
EP3CLS200F484C7 ALTERA

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, 23 X 23 MM
EP3CLS200F484C7 INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, 23 X 23 MM
EP3CLS200F484C7N INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, LEAD FREE,
EP3CLS200F484C7N ALTERA

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, LEAD FREE,
EP3CLS200F484C8 ALTERA

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, 23 X 23 MM
EP3CLS200F484C8 INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, 23 X 23 MM
EP3CLS200F484C8N INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, LEAD FREE,
EP3CLS200F484I7 ALTERA

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, 23 X 23 MM
EP3CLS200F484I7 INTEL

获取价格

Field Programmable Gate Array, 198464 CLBs, 450MHz, 198464-Cell, CMOS, PBGA484, 23 X 23 MM