5秒后页面跳转
EP20K100ERI208-3X PDF预览

EP20K100ERI208-3X

更新时间: 2023-02-15 00:00:00
品牌 Logo 应用领域
阿尔特拉 - ALTERA /
页数 文件大小 规格书
116页 1588K
描述
Loadable PLD, CMOS, PQFP208, 30.40 X 30.40 MM, 0.50 MM PITCH, RQFP-208

EP20K100ERI208-3X 数据手册

 浏览型号EP20K100ERI208-3X的Datasheet PDF文件第4页浏览型号EP20K100ERI208-3X的Datasheet PDF文件第5页浏览型号EP20K100ERI208-3X的Datasheet PDF文件第6页浏览型号EP20K100ERI208-3X的Datasheet PDF文件第8页浏览型号EP20K100ERI208-3X的Datasheet PDF文件第9页浏览型号EP20K100ERI208-3X的Datasheet PDF文件第10页 
APEX 20K Programmable Logic Device Family Data Sheet  
Table 8. Comparison of APEX 20K & APEX 20KE Features  
Feature  
APEX 20K Devices  
APEX 20KE Devices  
MultiCore system integration  
SignalTap logic analysis  
32/64-Bit, 33-MHz PCI  
Full support  
Full support  
Full support  
Full support  
Full compliance in -1, -2 speed  
grades  
Full compliance in -1, -2 speed grades  
32/64-Bit, 66-MHz PCI  
MultiVolt I/O  
-
Full compliance in -1 speed grade  
2.5-V or 3.3-V VCCIO  
1.8-V, 2.5-V, or 3.3-V VCCIO  
VCCIO selected for device  
Certain devices are 5.0-V tolerant  
VCCIO selected block-by-block  
5.0-V tolerant with use of external resistor  
ClockLock support  
Clock delay reduction  
Clock delay reduction  
2× and 4× clock multiplication  
m/(n × v) or m/(n × k) clock multiplication  
Drive ClockLock output off-chip  
External clock feedback  
ClockShift  
LVDS support  
Up to four PLLs  
ClockShift, clock phase adjustment  
Dedicated clock and input pins Six  
Eight  
I/O standard support  
2.5-V, 3.3-V, 5.0-V I/O  
1.8-V, 2.5-V, 3.3-V, 5.0-V I/O  
2.5-V I/O  
3.3-V PCI  
Low-voltage complementary  
metal-oxide semiconductor  
(LVCMOS)  
3.3-V PCI and PCI-X  
3.3-V Advanced Graphics Port (AGP)  
Center tap terminated (CTT)  
Low-voltage transistor-to-transistor GTL+  
logic (LVTTL)  
LVCMOS  
LVTTL  
True-LVDS and LVPECL data pins  
(in EP20K300E and larger devices)  
LVDS and LVPECL clock pins (in all BGA  
and FineLine BGA devices)  
LVDS and LVPECL data pins up to  
156 Mbps (in -1 speed grade devices)  
HSTL Class I  
PCI-X  
SSTL-2 Class I and II  
SSTL-3 Class I and II  
Memory support  
Dual-port RAM  
FIFO  
CAM  
Dual-port RAM  
FIFO  
RAM  
ROM  
RAM  
ROM  
Altera Corporation  
7

与EP20K100ERI208-3X相关器件

型号 品牌 描述 获取价格 数据表
EP20K100ERI240-1ES ETC FPGA

获取价格

EP20K100ERI240-2ES ETC FPGA

获取价格

EP20K100ERI240-2X INTEL Programmable Logic Device,

获取价格

EP20K100ERI240-3ES ETC FPGA

获取价格

EP20K100ERI240-3V ALTERA Field Programmable Gate Array

获取价格

EP20K100ETC144-1ES ETC FPGA

获取价格