EM639325
EtronTech
4M x 32 bit Synchronous DRAM (SDRAM)
Advance (Rev. 2.1, Aug. /2015)
Features
Overview
Fast access time from clock: 5/5.4/5.4 ns
Fast clock rate: 200/166/143 MHz
Fully synchronous operation
Internal pipelined architecture
Four internal banks (1M x 32-bit x 4bank)
Programmable Mode
The EM639325 SDRAM is a high-speed CMOS
synchronous DRAM containing 128 Mbits. It is
internally configured as a quad 1M x 32 DRAM with
a synchronous interface (all signals are registered
on the positive edge of the clock signal, CLK). Each
of the 1M x 32 bit banks is organized as 4096 rows
by 256 columns by 32 bits. Read and write accesses
to the SDRAM are burst oriented; accesses start at a
selected location and continue for a programmed
number of locations in a programmed sequence.
Accesses begin with the registration of a BankActivate
command which is then followed by a Read or Write
command.
•
•
•
•
•
•
- CAS Latency: 2 or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: Sequential & Interleaved
- Burst-Read-Single-Write
Burst stop function
•
•
•
•
•
•
•
•
Individual byte controlled by DQM0-3
Auto Refresh and Self Refresh
4096 refresh cycles/64ms
The EM639325 provides for programmable Read
or Write burst lengths of 1, 2, 4, 8, or full page, with
a burst termination option. An auto precharge
function may be enabled to provide a self-timed row
precharge that is initiated at the end of the burst
sequence. The refresh functions, either Auto or Self
Refresh are easy to use. By having a programmable
mode register, the system can choose the most
suitable modes to maximize its performance. These
devices are well suited for applications requiring
high memory bandwidth.
Single 3.3V ±0.3V power supply
Industrial Temperature: T = -40~85 C
°
A
Interface: LVTTL
86-pin 400 mil plastic TSOP II package
- Pb free and Halogen free
90-ball 8 x 13 x 1.2mm FBGA package
- Pb and Halogen Free
•
Table 1. Key Specifications
EM639325
-5I/6I/7I
tCK3 Clock Cycle time(min.)
5/6/7
ns
ns
ns
ns
tAC3
Access time from CLK (max.)
5/5.4/5.4
40/42/42
55/60/63
tRAS Row Active time(min.)
tRC Row Cycle time(min.)
Table 2. Ordering Information
Part Number
Frequency
Package
TSOP II
TSOP II
TSOP II
FBGA
EM639325TS-5IG
EM639325TS-6IG
EM639325TS-7IG
EM639325BK-5IH
EM639325BK-6IH
200MHz
166MHz
143MHz
200MHz
166MHz
143MHz
FBGA
EM639325BK-7IH
FBGA
TS: indicates TSOP II Package
BK: indicates 8 x 13 x 1.2mm FBGA Package
I: indicates Industrial Grade
G: indicates Pb and Halogen Free for TSOP II Package
H: indicates Pb and Halogen Free for FBGA Package
Etron Technology, Inc.
No. 6, Technology Rd. V, Hsinchu Science Park, Hsinchu, Taiwan 30078, R.O.C.
TEL: (886)-3-5782345
FAX: (886)-3-5778671
Etron Technology, Inc. reserves the right to change products or specification without notice.
5秒后页面跳转
资料手册解读：UC3842参数和管脚说明
一文带你了解无源晶振的负载电容为何要加两颗谐振电容CL1和CL2
玻璃管保险丝与陶瓷管保险丝：区别与替代性探讨
PCF8574资料解读：主要参数分析、引脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
