5秒后页面跳转
EDJ8232B5MB-GN-F PDF预览

EDJ8232B5MB-GN-F

更新时间: 2024-11-29 11:45:07
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
142页 1199K
描述
8G bits DDR3 SDRAM, DDP

EDJ8232B5MB-GN-F 数据手册

 浏览型号EDJ8232B5MB-GN-F的Datasheet PDF文件第2页浏览型号EDJ8232B5MB-GN-F的Datasheet PDF文件第3页浏览型号EDJ8232B5MB-GN-F的Datasheet PDF文件第4页浏览型号EDJ8232B5MB-GN-F的Datasheet PDF文件第5页浏览型号EDJ8232B5MB-GN-F的Datasheet PDF文件第6页浏览型号EDJ8232B5MB-GN-F的Datasheet PDF文件第7页 
DATA SHEET  
8G bits DDR3 SDRAM, DDP  
EDJ8232B5MB (256M words 32 bits)  
Specifications  
Features  
Density: 8G bits  
Organization  
32M words 32 bits 8 banks  
Package  
Double-data-rate architecture: two data transfers per  
clock cycle  
The high-speed data transfer is realized by the 8 bits  
prefetch pipelined architecture  
Bi-directional differential data strobe (DQS and /DQS)  
is transmitted/received with data for capturing data at  
the receiver  
136-ball FBGA  
DDP: 2 pieces of 4G bits chip sealed in one  
package  
DQS is edge-aligned with data for READs; center-  
aligned with data for WRITEs  
Lead-free (RoHS compliant) and Halogen-free  
Power supply: VDD, VDDQ 1.5V 0.075V  
Data rate  
1600Mbps/1333Mbps (max.)  
4KB page size  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
and data mask referenced to both edges of DQS  
Row address: A0 to A14  
Data mask (DM) for write data  
Posted /CAS by programmable additive latency for  
better command and data bus efficiency  
Column address: A0 to A9  
Eight internal banks for concurrent operation  
Interface: SSTL_15  
Burst lengths (BL): 8 and 4 with Burst Chop (BC)  
Burst type (BT):  
Sequential (8, 4 with BC)  
Interleave (8, 4 with BC)  
/CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11  
/CAS Write Latency (CWL): 5, 6, 7, 8  
On-Die Termination (ODT) for better signal quality  
Synchronous ODT  
Dynamic ODT  
Asynchronous ODT  
Multi Purpose Register (MPR) for pre-defined pattern  
read out  
ZQ calibration for DQ drive and ODT  
Programmable Partial Array Self-Refresh (PASR)  
/RESET pin for Power-up sequence and reset  
function  
Precharge: auto precharge option for each burst  
access  
Driver strength: RZQ/7, RZQ/6 (RZQ = 240)  
Refresh: auto-refresh, self-refresh  
Refresh cycles  
Average refresh period  
7.8s at 0C TC  85C  
3.9s at 85C TC  95C  
SRT range:  
Normal/extended  
Programmable Output driver impedance control  
Operating case temperature range  
TC = 0C to +95C  
Document No. E1825E30 (Ver. 3.0)  
Date Published March 2012 (K) Japan  
Printed in Japan  
URL: http://www.elpida.com  
Elpida Memory, Inc. 2011-2012  

与EDJ8232B5MB-GN-F相关器件

型号 品牌 获取价格 描述 数据表
EDJ8232E5MB ELPIDA

获取价格

8G bits DDR3L SDRAM, DDP
EDJ8232E5MB-DJ-F ELPIDA

获取价格

8G bits DDR3L SDRAM, DDP
EDJ8232E5MB-GN-F ELPIDA

获取价格

8G bits DDR3L SDRAM, DDP
EDK KEMET

获取价格

Aluminum Electrolytic Capacitors
EDK104M050A9BAA KEMET

获取价格

SMD Surface mount lead terminals – General
EDK105M025A9BAA KEMET

获取价格

SMD Surface mount lead terminals – General
EDK105M050A9BAA KEMET

获取价格

SMD Surface mount lead terminals – General
EDK106M016A9BAA KEMET

获取价格

SMD Surface mount lead terminals – General
EDK106M025A9DAA KEMET

获取价格

SMD Surface mount lead terminals – General
EDK106M035A9DAA KEMET

获取价格

SMD Surface mount lead terminals – General