5秒后页面跳转
EBD52UD6ADSA-7B-E PDF预览

EBD52UD6ADSA-7B-E

更新时间: 2024-02-16 05:21:16
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
19页 210K
描述
512MB DDR SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)

EBD52UD6ADSA-7B-E 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SODIMM包装说明:DIMM, DIMM200,24
针数:200Reach Compliance Code:unknown
ECCN代码:EAR99HTS代码:8542.32.00.36
风险等级:5.84访问模式:DUAL BANK PAGE BURST
最长访问时间:0.75 ns其他特性:AUTO/SELF REFRESH
最大时钟频率 (fCLK):133 MHzI/O 类型:COMMON
JESD-30 代码:R-XZMA-N200内存密度:4294967296 bit
内存集成电路类型:DDR DRAM MODULE内存宽度:64
功能数量:1端口数量:1
端子数量:200字数:67108864 words
字数代码:64000000工作模式:SYNCHRONOUS
最高工作温度:70 °C最低工作温度:
组织:64MX64输出特性:3-STATE
封装主体材料:UNSPECIFIED封装代码:DIMM
封装等效代码:DIMM200,24封装形状:RECTANGULAR
封装形式:MICROELECTRONIC ASSEMBLY峰值回流温度(摄氏度):260
电源:2.5 V认证状态:Not Qualified
刷新周期:8192自我刷新:YES
子类别:DRAMs最大压摆率:2.02 mA
最大供电电压 (Vsup):2.7 V最小供电电压 (Vsup):2.3 V
标称供电电压 (Vsup):2.5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子形式:NO LEAD端子节距:0.6 mm
端子位置:ZIG-ZAG处于峰值回流温度下的最长时间:NOT SPECIFIED
Base Number Matches:1

EBD52UD6ADSA-7B-E 数据手册

 浏览型号EBD52UD6ADSA-7B-E的Datasheet PDF文件第2页浏览型号EBD52UD6ADSA-7B-E的Datasheet PDF文件第3页浏览型号EBD52UD6ADSA-7B-E的Datasheet PDF文件第4页浏览型号EBD52UD6ADSA-7B-E的Datasheet PDF文件第6页浏览型号EBD52UD6ADSA-7B-E的Datasheet PDF文件第7页浏览型号EBD52UD6ADSA-7B-E的Datasheet PDF文件第8页 
EBD52UD6ADSA-E  
Serial PD Matrix  
Byte No. Function described  
Bit7 Bit6 Bit5 Bit4 Bit3 Bit2 Bit1 Bit0 Hex value  
Comments  
128 bytes  
Number of bytes utilized by module  
0
1
1
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
80H  
08H  
manufacturer  
Total number of bytes in serial PD  
256 bytes  
device  
2
3
4
5
6
7
8
Memory type  
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
0
0
0
1
1
0
0
0
0
1
1
0
1
1
0
0
0
1
1
0
0
0
0
0
07H  
0DH  
0AH  
02H  
40H  
00H  
04H  
DDR SDRAM  
Number of row address  
Number of column address  
Number of DIMM ranks  
Module data width  
13  
10  
2
64 bits  
0
Module data width continuation  
Voltage interface level of this assembly  
SSTL2  
DDR SDRAM cycle time, CL = X  
-6B  
-7A, -7B  
SDRAM access from clock (tAC)  
-6B  
-7A, -7B  
9
0
0
0
1
1
1
1
1
1
0
1
1
0
0
0
0
1
0
0
0
0
0
1
0
60H  
75H  
70H  
CL = 2.5*1  
10  
0.7ns*1  
0
0
1
0
1
0
1
0
0
0
1
0
0
0
1
0
75H  
00H  
0.75ns*1  
None  
7.8µs  
Self refresh  
11  
12  
DIMM configuration type  
Refresh rate/type  
1
0
0
0
0
0
1
0
82H  
13  
14  
Primary SDRAM width  
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
10H  
00H  
× 16  
Error checking SDRAM width  
Not used  
SDRAM device attributes:  
Minimum clock delay back-to-back  
column access  
15  
0
0
0
0
0
0
0
1
01H  
1 CLK  
SDRAM device attributes:  
16  
17  
0
0
0
0
0
0
0
0
1
0
1
1
1
0
0
0
0EH  
04H  
2,4,8  
4
Burst length supported  
SDRAM device attributes: Number of  
banks on SDRAM device  
18  
19  
20  
21  
22  
SDRAM device attributes: /CAS latency 0  
0
0
0
0
1
0
0
0
1
0
0
0
0
0
0
1
0
0
0
0
1
0
0
0
0
0
0
1
0
0
0
1
0
0
0
0CH  
01H  
02H  
20H  
C0H  
2, 2.5  
SDRAM device attributes: /CS latency  
SDRAM device attributes: /WE latency  
SDRAM module attributes  
0
0
0
1
0
1
Unbuffered  
VDD ± 0.2V  
SDRAM device attributes: General  
Minimum clock cycle time at  
CL = X –0.5  
23  
0
1
0
1
0
1
1
1
1
1
0
1
0
0
0
1
0
0
0
0
0
1
0
0
75H  
A0H  
70H  
CL = 2*1  
-6B, -7A  
-7B  
Maximum data access time (tAC) from  
clock at CL = X –0.5  
-6B  
24  
0.7ns*1  
-7A, -7B  
0
0
1
0
1
0
1
0
0
0
1
0
0
0
1
0
75H  
00H  
0.75ns*1  
25 to 26  
27  
Minimum row precharge time (tRP)  
-6B  
-7A, -7B  
0
0
1
1
0
0
0
1
1
0
0
0
0
0
0
0
48H  
50H  
18ns  
20ns  
Minimum row active to row active delay  
28  
(tRRD)  
-6B  
0
0
0
0
1
1
1
1
0
1
0
1
0
0
0
0
30H  
3CH  
12ns  
15ns  
-7A, -7B  
Data Sheet E0604E10 (Ver. 1.0)  
5

与EBD52UD6ADSA-7B-E相关器件

型号 品牌 描述 获取价格 数据表
EBD52UD6ADSA-E ELPIDA 512MB DDR SDRAM SO-DIMM (64M words x 64 bits, 2 Ranks)

获取价格

EBD64UB6ALF-75 ELPIDA DDR DRAM Module, 8MX64, 0.75ns, CMOS, DIMM-184

获取价格

EBD64UB6ALF-7A ELPIDA DDR DRAM Module, 8MX64, 0.75ns, CMOS, DIMM-184

获取价格

EBDC19-KA-D MINI Bi-Directional Coupler Die

获取价格

EBDC19-KA-D+ MINI Bi-Directional Coupler Die

获取价格

EBDCD23 ETC Timers Interval

获取价格