5秒后页面跳转
DS91M040 PDF预览

DS91M040

更新时间: 2024-11-24 04:15:23
品牌 Logo 应用领域
美国国家半导体 - NSC /
页数 文件大小 规格书
16页 395K
描述
125 MHz Quad M-LVDS Transceiver

DS91M040 数据手册

 浏览型号DS91M040的Datasheet PDF文件第2页浏览型号DS91M040的Datasheet PDF文件第3页浏览型号DS91M040的Datasheet PDF文件第4页浏览型号DS91M040的Datasheet PDF文件第5页浏览型号DS91M040的Datasheet PDF文件第6页浏览型号DS91M040的Datasheet PDF文件第7页 
May 13, 2008  
DS91M040  
125 MHz Quad M-LVDS Transceiver  
General Description  
Features  
The DS91M040 is a quad M-LVDS transceiver designed for  
driving / receiving clock or data signals to / from up to four  
multipoint networks.  
DC - 125 MHz / 250 Mbps low jitter, low skew, low power  
operation  
Wide Input Common Mode Voltage Range allows up to  
±2V of GND noise  
M-LVDS (Multipoint LVDS) is a new family of bus interface  
devices based on LVDS technology specifically designed for  
multipoint and multidrop cable and backplane applications. It  
differs from standard LVDS in providing increased drive cur-  
rent to handle double terminations that are required in multi-  
point applications. Controlled transition times minimize re-  
flections that are common in multipoint configurations due to  
unterminated stubs. M-LVDS devices also have a very large  
input common mode voltage range for additional noise margin  
in heavily loaded and noisy backplane environments.  
Conforms to TIA/EIA-899 M-LVDS Standard  
Pin selectable M-LVDS receiver type (1 or 2)  
Controlled transition times (2.0 ns typ) minimize reflections  
8 kV ESD on M-LVDS I/O pins protects adjoining  
components  
Flow-through pinout simplifies PCB layout  
Small 5 mm x 5 mm LLP-32 space saving package  
A single DS91M040 channel is a half-duplex transceiver that  
accepts LVTTL/LVCMOS signals at the driver inputs and con-  
verts them to differential M-LVDS signal levels. The receiver  
inputs accept low voltage differential signals (LVDS, BLVDS,  
M-LVDS, LVPECL and CML) and convert them to 3V LVC-  
MOS signals. The DS91M040 supports both M-LVDS type 1  
and type 2 receiver inputs.  
Applications  
Multidrop / Multipoint clock and data distribution  
High-Speed, Low Power, Short-Reach alternative to TIA/  
EIA-485/422  
Clock distribution in AdvancedTCA (ATCA) and  
MicroTCA (μTCA) backplanes  
Typical Application  
30042202  
© 2008 National Semiconductor Corporation  
300422  
www.national.com  

与DS91M040相关器件

型号 品牌 获取价格 描述 数据表
DS91M040TSQ NSC

获取价格

125 MHz Quad M-LVDS Transceiver
DS91M040TSQ/NOPB TI

获取价格

125MHz 四路 M-LVDS 收发器 | RTV | 32 | -40 to 85
DS91M040TSQE TI

获取价格

IC,LINE TRANSCEIVER,4 DRIVER,4 RCVR,LLCC,32PIN,PLASTIC
DS91M040TSQE/NOPB TI

获取价格

125MHz 四路 M-LVDS 收发器 | RTV | 32 | -40 to 85
DS91M040TSQX TI

获取价格

IC,LINE TRANSCEIVER,4 DRIVER,4 RCVR,LLCC,32PIN,PLASTIC
DS91M040TSQX/NOPB TI

获取价格

125MHz 四路 M-LVDS 收发器 | RTV | 32 | -40 to 85
DS91M047 NSC

获取价格

125 MHz Quad M-LVDS Line Driver
DS91M047 TI

获取价格

125MHz 四路 M-LVDS 线路驱动器
DS91M047TMA NSC

获取价格

125 MHz Quad M-LVDS Line Driver
DS91M047TMA/NOPB NSC

获取价格

IC QUAD LINE DRIVER, PDSO16, 0.150 INCH, ROHS COMPLIANT, SOIC-16, Line Driver or Receiver