Datasheet > DS90C383B_06

DS90C383B_06

更新时间： 2024-10-02 04:39:11

品牌	Logo	应用领域
美国国家半导体 - NSC		显示器光电二极管
页数	文件大小	规格书
11页	639K
描述
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

DS90C383B_06 数据手册

October 2006

DS90C383B

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel

Display (FPD) Link-65 MHz

General Description

Features

n No special start-up sequence required between

clock/data and /PD pins. Input signal (clock and data)

can be applied either before or after the device is

powered.

The DS90C383B transmitter converts 28 bits of CMOS/TTL

data into four LVDS (Low Voltage Differential Signaling) data

streams. A phase-locked transmit clock is transmitted in

parallel with the data streams over a fifth LVDS link. Every

cycle of the transmit clock 28 bits of input data are sampled

and transmitted. At a transmit clock frequency of 65 MHz, 24

bits of RGB data and 3 bits of LCD timing and control data

(FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455

Mbps per LVDS data channel. Using a 65 MHz clock, the

data throughput is 227 Mbytes/sec. The DS90C383B trans-

mitter can be programmed for Rising edge strobe or Falling

edge strobe through a dedicated pin. A Rising edge or

Falling edge strobe transmitter will interoperate with a Falling

edge strobe Receiver (DS90CF386) without any translation

logic.

n Support Spread Spectrum Clocking up to 100kHz

frequency modulation & deviations of 2.5% center

spread or −5% down spread.

n "Input Clock Detection" feature will pull all LVDS pairs to

logic low when input clock is missing and when /PD pin

is logic high.

n 18 to 68 MHz shift clock support

n Best–in–Class Set & Hold Times on TxINPUTs

n Tx power consumption 130 mW (typ) 65MHz

Grayscale

n 40% Less Power Dissipation than BiCMOS Alternatives

This chipset is an ideal means to solve EMI and cable size

problems associated with wide, high speed TTL interfaces.

n Tx Power-down mode 60µW (typ)

n Supports VGA, SVGA, XGA and Dual Pixel SXGA.

n Narrow bus reduces cable size and cost

n Up to 1.8 Gbps throughput

n Up to 227 Megabytes/sec bandwidth

n 345 mV (typ) swing LVDS devices for low EMI

n PLL requires no external components

n Compatible with TIA/EIA-644 LVDS standard

n Low profile 56-lead TSSOP package

n Improved replacement for:

SN75LVDS83, DS90C383A

Block Diagram

DS90C383B

20098401

Order Number DS90C383BMT

See NS Package Number MTD56

TRI-STATE^®is a registered trademark of National Semiconductor Corporation.

DS200984

www.national.com

12 3 4 5 6 7...11

中文翻译

下载PDF

与DS90C383B_06相关器件

型号	品牌	获取价格	描述	数据表
DS90C383BMT	TI	获取价格	Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMT	NSC	获取价格	+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMT/NOPB	TI	获取价格	+3.3V 可编程 LVDS 发送器 24 位平板显示器 (FPD) 链路 - 65MHz
DS90C383BMT-NOPB	TI	获取价格	Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMTX	TI	获取价格	Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383BMTX/NOPB	TI	获取价格	+3.3V 可编程 LVDS 发送器 24 位平板显示器 (FPD) 链路 - 65MHz
DS90C383BMTX-NOPB	TI	获取价格	Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz
DS90C383MTD	NSC	获取价格	+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-65 MHz, +3.3V LVD
DS90C383MTD/NOPB	NSC	获取价格	IC QUAD LINE DRIVER, PDSO56, PLASTIC, TSSOP-56, Line Driver or Receiver
DS90C383MTDX	NSC	获取价格	IC QUAD LINE DRIVER, PDSO56, LOW PROFILE, PLASTIC, TSSOP-56, Line Driver or Receiver

与DS90C383B_06相关文章

塔塔电子与力积电达成技术转让协议，携手建设印度首座晶圆厂
2024-09-29

38
英特尔震撼发布：128核心256线程的至强6性能核处理器
2024-09-29

32
SK海力士量产12层HBM3E，容量高达36GB
2024-09-27

29
意法半导体传感器驱动Sphere，开启沉浸式电影新时代
2024-09-27

40

产品中心

服务支持

精选活动

关于我们

帮助中心

DS90C383B_06

DS90C383B_06 数据手册

与DS90C383B_06相关器件

与DS90C383B_06相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DS90C383B_06

DS90C383B_06 数据手册

与DS90C383B_06相关器件

与DS90C383B_06相关文章

您还可以找

您在本页遇到什么问题？