5秒后页面跳转
DS90C385AMTX PDF预览

DS90C385AMTX

更新时间: 2024-01-15 02:39:08
品牌 Logo 应用领域
德州仪器 - TI 线路驱动器或接收器显示器驱动程序和接口接口集成电路光电二极管
页数 文件大小 规格书
17页 981K
描述
3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz

DS90C385AMTX 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:TSSOP-56针数:56
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.48Is Samacsys:N
差分输出:YES驱动器位数:4
输入特性:STANDARD接口集成电路类型:LINE DRIVER
接口标准:EIA-644; TIA-644JESD-30 代码:R-PDSO-G56
JESD-609代码:e0长度:14 mm
湿度敏感等级:2功能数量:4
端子数量:56最高工作温度:70 °C
最低工作温度:-10 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP56,.3,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):235电源:3.3 V
认证状态:Not Qualified最大接收延迟:
座面最大高度:1.1 mm子类别:Line Driver or Receivers
最大压摆率:55 mA最大供电电压:3.6 V
最小供电电压:3 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:6.1 mmBase Number Matches:1

DS90C385AMTX 数据手册

 浏览型号DS90C385AMTX的Datasheet PDF文件第2页浏览型号DS90C385AMTX的Datasheet PDF文件第3页浏览型号DS90C385AMTX的Datasheet PDF文件第4页浏览型号DS90C385AMTX的Datasheet PDF文件第5页浏览型号DS90C385AMTX的Datasheet PDF文件第6页浏览型号DS90C385AMTX的Datasheet PDF文件第7页 
DS90C385A  
www.ti.com  
SNLS167K MARCH 2004REVISED APRIL 2013  
+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz  
Check for Samples: DS90C385A  
1
FEATURES  
DESCRIPTION  
The DS90C385A is  
a
pin to pin compatible  
23  
Pin-to-Pin Compatible to DS90C383,  
DS90C383A and DS90C385  
replacement for DS90C383, DS90C383A and  
DS90C385. The DS90C385A has additional features  
and improvements making it an ideal replacement for  
DS90C383, DS90C383A and DS90C385. family of  
LVDS Transmitters.  
No Special Start-Up Sequence Required  
between Clock/Data and /PD Pins. Input  
Signals (Clock and Data) can be Applied Either  
Before or After the Device is Powered.  
The DS90C385A transmitter converts 28 bits of  
LVCMOS/LVTTL data into four LVDS (Low Voltage  
Differential Signaling) data streams. A phase-locked  
transmit clock is transmitted in parallel with the data  
streams over the fifth LVDS link. Every cycle of the  
transmit clock 28 bits of input data are sampled and  
transmitted. At a transmit clock frequency of 87.5  
MHz, 24 bits of RGB data and 3 bits of LCD timing  
and control data (FPLINE, FPFRAME, DRDY) are  
transmitted at a rate of 612.5Mbps per LVDS data  
channel. Using a 87.5 MHz clock, the data throughput  
is 306.25Mbytes/sec. This transmitter can be  
programmed for Rising edge strobe or Falling edge  
strobe through a dedicated pin. A Rising edge or  
Falling edge strobe transmitter will interoperate with a  
Falling edge strobe FPDLink Receiver without any  
translation logic.  
Support Spread Spectrum Clocking up to  
100kHz Frequency Modulation and Deviations  
of ±2.5% Center Spread or -5% Down Spread  
“Input Clock Detection" Feature Will Pull All  
LVDS Pairs to Logic Low When Input Clock is  
Missing and When /PD Pin is Logic High  
18 to 87.5 MHz Shift Clock Support  
Tx Power Consumption < 147 mW (typ) at  
87.5MHz Grayscale  
Tx Power-Down Mode < 60 μW (typ)  
Supports VGA, SVGA, XGA, SXGA(Dual Pixel),  
SXGA+(Dual Pixel), UXGA(Dual Pixel).  
Narrow Bus Reduces Cable Size and Cost  
Up to 2.45 Gbps Throughput  
This chipset is an ideal means to solve EMI and  
cable size problems associated with wide, high-speed  
TTL interfaces with added Spread Spectrum Clocking  
support.  
Up to 306.25Megabyte/sec Bandwidth  
345 mV (typ) Swing LVDS Devices for Low EMI  
PLL Requires No External Components  
Compliant to TIA/EIA-644 LVDS standard  
Low Profile 56-lead TSSOP Package  
Block Diagram  
Figure 1. DS90C385A  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
3
TRI-STATE is a registered trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2004–2013, Texas Instruments Incorporated  

DS90C385AMTX 替代型号

型号 品牌 替代类型 描述 数据表
DS90C385AMTX/NOPB TI

完全替代

LVDS 发送器平板显示器 (85MHz) | DGG | 56 | -10 to 70
DS90C385AMT/NOPB TI

完全替代

3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display Link-87.5 MHz
SN65LVDS93DGG TI

完全替代

LVDS SERDES TRANSMITTER

与DS90C385AMTX相关器件

型号 品牌 获取价格 描述 数据表
DS90C385AMTX/NOPB TI

获取价格

LVDS 发送器平板显示器 (85MHz) | DGG | 56 | -10 to 70
DS90C385MTD NSC

获取价格

+3.3V Programmable LVDS Transmitter 24-Bit Flat Panel Display (FPD) Link-85 MHz, +3.3V Pro
DS90C385MTDX TI

获取价格

QUAD LINE DRIVER, PDSO56, PLASTIC, TSSOP-56
DS90C385MWC NSC

获取价格

IC QUAD LINE DRIVER, UUC, WAFER, Line Driver or Receiver
DS90C385MWC TI

获取价格

IC QUAD LINE DRIVER, UUC, WAFER, Line Driver or Receiver
DS90C385SLC TI

获取价格

IC QUAD LINE DRIVER, PBGA64, 0.80 MM PITCH, FBGA-64, Line Driver or Receiver
DS90C385SLCX TI

获取价格

QUAD LINE DRIVER, PBGA64, 0.80 MM PITCH, FBGA-64
DS90C387 TI

获取价格

+3.3V 双像素 LVDS 显示接口 (LDI)-SVGA/QXGA 发送器
DS90C387 NSC

获取价格

Dual Pixel LVDS Display Interface (LDI)-SVGA/QXGA
DS90C387_06 NSC

获取价格

Dual Pixel LVDS Display Interface (LDI)=SVGA/QXGA