5秒后页面跳转
DS26324GN PDF预览

DS26324GN

更新时间: 2024-02-19 20:54:40
品牌 Logo 应用领域
达拉斯 - DALLAS 电信集成电路PC
页数 文件大小 规格书
120页 855K
描述
3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit

DS26324GN 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete包装说明:ROHS COMPLIANT, CSBGA-256
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.73JESD-30 代码:S-PBGA-B256
长度:17 mm湿度敏感等级:3
功能数量:1端子数量:256
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LBGA
封装形状:SQUARE封装形式:GRID ARRAY, LOW PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED座面最大高度:1.7 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:PCM TRANSCEIVER温度等级:INDUSTRIAL
端子形式:BALL端子节距:1 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:17 mmBase Number Matches:1

DS26324GN 数据手册

 浏览型号DS26324GN的Datasheet PDF文件第1页浏览型号DS26324GN的Datasheet PDF文件第3页浏览型号DS26324GN的Datasheet PDF文件第4页浏览型号DS26324GN的Datasheet PDF文件第5页浏览型号DS26324GN的Datasheet PDF文件第6页浏览型号DS26324GN的Datasheet PDF文件第7页 
DS26324 3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit  
TABLE OF CONTENTS  
1
STANDARDS COMPLIANCE...........................................................................................................6  
1.1 TELECOM SPECIFICATIONS COMPLIANCE..........................................................................................6  
DETAILED DESCRIPTION ...............................................................................................................7  
2
3
4
5
BLOCK DIAGRAMS .........................................................................................................................8  
PIN DESCRIPTION .........................................................................................................................10  
FUNCTIONAL DESCRIPTION........................................................................................................17  
5.1 PORT OPERATION .........................................................................................................................17  
5.1.1 Serial Port Operation .......................................................................................................................... 17  
5.1.2 Parallel Port Operation........................................................................................................................ 18  
5.1.3 Interrupt Handling ............................................................................................................................... 18  
5.2 POWER-UP AND RESET.................................................................................................................19  
5.3 MASTER CLOCK ............................................................................................................................19  
5.4 TRANSMITTER ...............................................................................................................................20  
5.4.1 Transmit Line Templates .................................................................................................................... 22  
5.4.2 LIU Transmit Front-End ...................................................................................................................... 25  
5.4.3 Transmit Dual-Rail Mode .................................................................................................................... 26  
5.4.4 Transmit Single-Rail Mode.................................................................................................................. 26  
5.4.5 Zero Suppression—B8ZS or HDB3.................................................................................................... 26  
5.4.6 Transmit Power-Down ........................................................................................................................ 26  
5.4.7 Transmit All Ones................................................................................................................................ 27  
5.4.8 Driver Fail Monitor............................................................................................................................... 27  
5.5 RECEIVER.....................................................................................................................................27  
5.5.1 Receiver Impedance Matching Calibration......................................................................................... 27  
5.5.2 Receiver Monitor Mode....................................................................................................................... 27  
5.5.3 Peak Detector and Slicer .................................................................................................................... 28  
5.5.4 Receive Level Indicator....................................................................................................................... 28  
5.5.5 Clock and Data Recovery ................................................................................................................... 28  
5.5.6 Loss of Signal...................................................................................................................................... 28  
5.5.7 AIS ...................................................................................................................................................... 29  
5.5.8 Receive Dual-Rail Mode ..................................................................................................................... 29  
5.5.9 Receive Single-Rail Mode................................................................................................................... 30  
5.5.10 Bipolar Violation and Excessive Zero Detector................................................................................... 30  
5.6 JITTER ATTENUATOR.....................................................................................................................31  
5.7 G.772 MONITOR ...........................................................................................................................32  
5.8 LOOPBACKS..................................................................................................................................32  
5.8.1 Analog Loopback ................................................................................................................................ 32  
5.8.2 Digital Loopback.................................................................................................................................. 33  
5.8.3 Remote Loopback............................................................................................................................... 33  
5.9 BERT...........................................................................................................................................34  
5.9.1 General Description ............................................................................................................................ 34  
5.9.2 Configuration and Monitoring.............................................................................................................. 35  
5.9.3 Receive Pattern Detection .................................................................................................................. 36  
5.9.4 Transmit Pattern Generation............................................................................................................... 38  
6
7
REGISTER MAPS AND DEFINITION.............................................................................................39  
6.1 REGISTER DESCRIPTION ...............................................................................................................48  
6.1.1 Primary Register Bank........................................................................................................................ 48  
6.1.2 Secondary Register Bank ................................................................................................................... 63  
6.1.3 Individual LIU Register Bank............................................................................................................... 66  
6.1.4 BERT Registers .................................................................................................................................. 84  
JTAG BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT...................................91  
7.1 TAP CONTROLLER STATE MACHINE ..............................................................................................92  
7.1.1 Test-Logic-Reset................................................................................................................................. 92  
7.1.2 Run-Test-Idle ...................................................................................................................................... 92  
2 of 120  

与DS26324GN相关器件

型号 品牌 描述 获取价格 数据表
DS26324GN+ MAXIM 3.3V, 16-Channel, E1/T1/J1 Short-Haul Line Interface Unit Independent E1, T1 or J1 Selecti

获取价格

DS26324GN+T&R MAXIM PCM Transceiver, 1-Func, PBGA256, ROHS COMPLIANT, CSBGA-256

获取价格

DS26324GNA2 MAXIM PCM Transceiver, 1-Func, PBGA256, 17 X 17 MM, 1 MM PITCH, CSBGA-256

获取价格

DS26324GNA2+ MAXIM PCM Transceiver, 1-Func, PBGA256, 17 X 17 MM, 1 MM PITCH, ROHS COMPLIANT, CSBGA-256

获取价格

DS26334 DALLAS 3.3V, 16-Channel, E1/T1/J1 Short and Long-Haul Line Interface Unit

获取价格

DS26334 MAXIM 3.3V, 16-Channel, E1/T1/J1 Short- and Long-Haul Line Interface Unit

获取价格