5秒后页面跳转
DS2174QN+T&R PDF预览

DS2174QN+T&R

更新时间: 2024-01-09 07:35:23
品牌 Logo 应用领域
美信 - MAXIM 电信电信集成电路
页数 文件大小 规格书
24页 265K
描述
Telecom Circuit, 1-Func, PQCC44, PLASTIC, LCC-44

DS2174QN+T&R 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:LCC
包装说明:QCCJ, LDCC44,.7SQ针数:44
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.68JESD-30 代码:S-PQCC-J44
JESD-609代码:e3长度:16.585 mm
湿度敏感等级:3功能数量:1
端子数量:44最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装等效代码:LDCC44,.7SQ
封装形状:SQUARE封装形式:CHIP CARRIER
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:4.57 mm
子类别:Other Telecom ICs最大压摆率:0.06 mA
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:TELECOM CIRCUIT温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:16.585 mm
Base Number Matches:1

DS2174QN+T&R 数据手册

 浏览型号DS2174QN+T&R的Datasheet PDF文件第1页浏览型号DS2174QN+T&R的Datasheet PDF文件第3页浏览型号DS2174QN+T&R的Datasheet PDF文件第4页浏览型号DS2174QN+T&R的Datasheet PDF文件第5页浏览型号DS2174QN+T&R的Datasheet PDF文件第6页浏览型号DS2174QN+T&R的Datasheet PDF文件第7页 
DS2174  
.
TABLE OF CONTENTS  
1.  
GENERAL OPERATION ................................................................................................................4  
1.1 PATTERN GENERATION......................................................................................................................4  
1.1.1 Polynomial Generation..........................................................................................4  
1.1.2 Repetitive Pattern Generation ...............................................................................4  
1.2 PATTERN SYNCHRONIZATION............................................................................................................5  
1.2.1 Synchronization......................................................................................................5  
1.2.2 Polynomial Synchronization ..................................................................................5  
1.2.3 Repetitive Pattern Synchronization .......................................................................5  
1.3 BIT ERROR RATE (BER) CALCULATION............................................................................................5  
1.3.1 Counters.................................................................................................................5  
1.4 GENERATING ERRORS .......................................................................................................................5  
1.5 CLOCK DISCUSSION...........................................................................................................................6  
1.6 POWER-UP SEQUENCE.......................................................................................................................6  
1.7 DETAILED PIN DESCRIPTION .............................................................................................................8  
PARALLEL CONTROL INTERFACE........................................................................................10  
CONTROL REGISTERS ...............................................................................................................11  
3.1 MODE SELECT .................................................................................................................................13  
2.  
3.  
3.1.1 Error Insertion.....................................................................................................13  
3.2 STATUS REGISTER ...........................................................................................................................15  
3.3 PSEUDORANDOM PATTERN REGISTERS ...........................................................................................15  
3.4 TEST REGISTER................................................................................................................................17  
3.5 COUNT REGISTERS ..........................................................................................................................17  
RAM ACCESS.................................................................................................................................18  
4.1 INDIRECT ADDRESSING....................................................................................................................18  
DC OPERATION ............................................................................................................................19  
AC TIMING CHARACTERISTICS .............................................................................................20  
6.1 PARALLEL PORT ..............................................................................................................................20  
6.2 DATA INTERFACE ............................................................................................................................22  
MECHANICAL DIMENSIONS ....................................................................................................24  
4.  
5.  
6.  
7.  
2 of 24  

与DS2174QN+T&R相关器件

型号 品牌 描述 获取价格 数据表
DS2175 DALLAS T1/CEPT Elastic Store

获取价格

DS2175+ MAXIM Elastic Buffer, CMOS, PDIP16, 0.300 INCH, DIP-16

获取价格

DS2175N DALLAS T1/CEPT Elastic Store

获取价格

DS2175S ETC PCM, Other/Special/Miscellaneous

获取价格

DS2175SN ETC PCM, Other/Special/Miscellaneous

获取价格

DS2175SN+ MAXIM Elastic Buffer, CMOS, PDSO16, 0.300 INCH, SOIC-16

获取价格