5秒后页面跳转
DS21552 PDF预览

DS21552

更新时间: 2024-10-29 04:15:11
品牌 Logo 应用领域
达拉斯 - DALLAS /
页数 文件大小 规格书
238页 1324K
描述
T1/E1/J1 Single-Chip Transceiver

DS21552 数据手册

 浏览型号DS21552的Datasheet PDF文件第2页浏览型号DS21552的Datasheet PDF文件第3页浏览型号DS21552的Datasheet PDF文件第4页浏览型号DS21552的Datasheet PDF文件第5页浏览型号DS21552的Datasheet PDF文件第6页浏览型号DS21552的Datasheet PDF文件第7页 
DS2155  
T1/E1/J1 Single-Chip Transceiver  
www.maxim-ic.com  
GENERAL DESCRIPTION  
FEATURES  
The DS2155 is a software-selectable T1, E1, or J1  
single-chip transceiver (SCT) for short-haul and  
long-haul applications. The DS2155 is composed of a  
line interface unit (LIU), framer, HDLC controllers,  
and a TDM backplane interface, and is controlled by  
an 8-bit parallel port configured for Intel or Motorola  
bus operations. The DS2155 is pin and software  
compatible with the DS2156.  
Complete T1/DS1/ISDN-PRI/J1 Transceiver  
Functionality  
Complete E1 (CEPT) PCM-30/ISDN-PRI  
Transceiver Functionality  
Long-Haul and Short-Haul Line Interface for  
Clock/Data Recovery and Waveshaping  
CMI Coder/Decoder for Optical I/F  
Crystal-Less Jitter Attenuator  
Fully Independent Transmit and Receive  
Functionality  
The LIU is composed of transmit and receive  
interfaces and a jitter attenuator. The transmit  
interface is responsible for generating the necessary  
waveshapes for driving the network and providing  
the correct source impedance depending on the type  
of media used. T1 waveform generation includes  
DSX-1 line buildouts as well as CSU line buildouts  
of -7.5dB, -15dB, and -22.5dB. E1 waveform  
generation includes G.703 waveshapes for both 75  
coax and 120twisted cables. The receive interface  
provides network termination and recovers clock and  
data from the network.  
Dual HDLC Controllers  
Programmable BERT Generator and Detector  
Internal Software-Selectable Receive and  
Transmit-Side Termination Resistors for  
75/100/120T1 and E1 Interfaces  
Dual Two-Frame Elastic-Store Slip Buffers that  
Connect to Asynchronous Backplanes Up to  
16.384MHz  
16.384MHz, 8.192MHz, 4.096MHz, or  
2.048MHz Clock Output Synthesized to  
Recovered Network Clock  
Features continued in Section 3.  
APPLICATIONS  
T1/E1/J1 Line Cards  
Switches and Routers  
Add-Drop Multiplexers  
ORDERING INFORMATION  
PART  
TEMP RANGE PIN-PACKAGE  
DS2155L  
0°C to +70°C  
0°C to +70°C  
-40°C to +85°C 100 LQFP  
-40°C to +85°C 100 LQFP  
0°C to +70°C  
0°C to +70°C  
-40°C to +85°C 100 CSBGA  
-40°C to +85°C 100 CSBGA  
100 LQFP  
100 LQFP  
DS2155L+  
DS2155LN  
DS2155LN+  
DS2155G  
DS2155G+  
DS2155GN  
DS2155GN  
DS2155  
T1/E1/J1  
SCT  
T1/E1/J1  
NETWORK  
BACKPLANE  
100 CSBGA  
100 CSBGA  
TDM  
+ Denotes a lead-free/RoHS-compliant package.  
Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device  
may be simultaneously available through various sales channels. For information about device errata, click here: www.maxim-ic.com/errata.  
1 of 238  
REV: 080607  

与DS21552相关器件

型号 品牌 获取价格 描述 数据表
DS21552L MAXIM

获取价格

T1 Single-Chip Transceivers
DS21552L DALLAS

获取价格

3.3V DS21352 and 5V DS21552 T1 Single-Chip Transceivers
DS21552L+ MAXIM

获取价格

PCM Transceiver, 1-Func, T-1(DS1), CMOS, PQFP100, 14 X 14 MM, ROHS COMPLIANT, LQFP-100
DS21552LN DALLAS

获取价格

3.3V DS21352 and 5V DS21552 T1 Single-Chip Transceivers
DS21552LN MAXIM

获取价格

T1 Single-Chip Transceivers
DS21552LN+ DALLAS

获取价格

PCM Transceiver, 1-Func, T-1(DS1), CMOS, PQFP100, 14 X 14 MM, ROHS COMPLIANT, LQFP-100
DS21552LN+ MAXIM

获取价格

PCM Transceiver, 1-Func, T-1(DS1), CMOS, PQFP100, 14 X 14 MM, ROHS COMPLIANT, LQFP-100
DS21554 DALLAS

获取价格

T1/E1/J1 Single-Chip Transceiver
DS21554 MAXIM

获取价格

3.3V/5V E1 Single-Chip Transceivers
DS21554L MAXIM

获取价格

3.3V/5V E1 Single-Chip Transceivers