Datasheet > DS1075Z-100+

DS1075Z-100+

更新时间： 2024-01-24 10:18:55

品牌	Logo	应用领域
美信 - MAXIM		时钟光电二极管外围集成电路晶体
页数	文件大小	规格书
18页	247K
描述
Clock Generator, 100MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

DS1075Z-100+ 技术参数

DS1075

Figure 5

Figure 6

SELECT TIMING

If the PDN bit is set to “0”, the PDN /SELX pin can be used to switch between the internal oscillator and

an externalor crystal reference. The “Enabling Sequencer” is again employed to ensure this transition

occurs in a glitch-free fashion. Two asynchronous clock signals are involved, INTCLK is the internal

reference oscillator divided by one or whatever value of M is selected. EXTCLK is the clock signal fed

into the OSCIN pin, or the clock resulting from a crystal connected between OSCIN and XTAL. The

behavior of OUT0 is described in the following paragraphs, the OUT pin will behavior similarly but will

be divided by N.

FROM INTERNAL TO EXTERNAL CLOCK

This is accomplished by a high to low transition on the SELX pin. This transaction is detected on the

falling edge of INTCLK. The output OUT0 will be held low for a minimum of half the period of

INTCLK (t_I/2), then if EXTCLK is low it will be routed through to OUT0. If EXTCLK is high the

switching will not occur until EXTCLK returns to a low level.

7 of 18

1...4 5 678 9 10...18

下载PDF

型号	品牌	描述	获取价格	数据表
DS1075Z-100+T&R	MAXIM	Clock Generator, 100MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8	获取价格
DS1075Z-100IND	DALLAS	Clock Generator, 100MHz, CMOS, PDSO8, 0.150 INCH, SOIC-8	获取价格
DS1075Z-100N	MAXIM	Analog Circuit, PDSO8, SOP-8	获取价格
DS1075Z-60	DALLAS	EconOscillator/Divider	获取价格
DS1075Z-60-IND	DALLAS	Clock Generator, 60MHz, CMOS, PDSO8,	获取价格
DS1075Z-66	DALLAS	EconOscillator/Divider	获取价格