5秒后页面跳转
DS1005M-250 PDF预览

DS1005M-250

更新时间: 2024-02-03 05:48:38
品牌 Logo 应用领域
达拉斯 - DALLAS 延迟线
页数 文件大小 规格书
6页 65K
描述
5-Tap Silicon Delay Line

DS1005M-250 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:DIP
包装说明:DIP,针数:8
Reach Compliance Code:unknown风险等级:5.11
其他特性:BOTH LEADING & TRAILING EDGE ACCURACY; MAX FAN OUT OF 10 74LS LOAD PER OUTPUT系列:CMOS/TTL
输入频率最大值(fmax):2.5 MHzJESD-30 代码:R-PDIP-T8
JESD-609代码:e3长度:9.375 mm
逻辑集成电路类型:SILICON DELAY LINE湿度敏感等级:NOT SPECIFIED
功能数量:1抽头/阶步数:5
端子数量:8最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):260可编程延迟线:NO
认证状态:COMMERCIAL座面最大高度:4.572 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:COMMERCIAL
端子面层:MATTE TIN端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED总延迟标称(td):250 ns
宽度:7.62 mmBase Number Matches:1

DS1005M-250 数据手册

 浏览型号DS1005M-250的Datasheet PDF文件第2页浏览型号DS1005M-250的Datasheet PDF文件第3页浏览型号DS1005M-250的Datasheet PDF文件第4页浏览型号DS1005M-250的Datasheet PDF文件第5页浏览型号DS1005M-250的Datasheet PDF文件第6页 
DS1005  
5-Tap Silicon Delay Line  
www.dalsemi.com  
FEATURES  
PIN ASSIGNMENT  
All-silicon time delay  
IN  
1
2
14  
13  
VCC  
NC  
IN  
1
2
16  
15  
VCC  
NC  
5 taps equally spaced  
Delay tolerance ±2 ns or ±3%, whichever is  
greater  
Stable and precise over temperature and  
voltage range  
Leading and trailing edge accuracy  
Economical  
Auto-insertable, low profile  
Standard 14-pin DIP, 8-pin DIP, or 16-pin  
SOIC  
NC  
NC  
NC  
TAP 2  
NC  
3
4
5
6
7
12  
11  
10  
9
TAP 1  
NC  
NC  
TAP 2  
NC  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
NC  
TAP 1  
NC  
TAP 3  
NC  
TAP 3  
NC  
TAP 4  
GND  
TAP 4  
NC  
8
TAP 5  
GND  
TAP 5  
DS1005 14-Pin DIP (300-mil)  
See Mech. Drawings Section  
DS1005S 16-Pin SOIC  
(300-mil)  
See Mech. Drawings Section  
Tape and reel available for surface-mount  
Low-power CMOS  
TTL/CMOS compatible  
Vapor phase, IR and wave solderability  
Custom delays available  
Quick turn prototypes  
1
VCC  
8
IN  
2
7
TAP 1  
TAP 3  
TAP 5  
TAP 2  
TAP 4  
GND  
3
4
6
5
Extended temperature range available  
DS1005M 8-Pin DIP (300-mil)  
See Mech. Drawings Section  
PIN DESCRIPTION  
TAP 1-TAP 5 - TAP Output Number  
VCC  
GND  
NC  
- +5 Volts  
- Ground  
- No Connection  
- Input  
IN  
DESCRIPTION  
The DS1005 5-Tap Silicon Delay Line provides five equally spaced taps with delays ranging from 12 ns  
to 250 ns, with an accuracy of ±2 ns or ±3%, whichever is greater. This device is offered in a standard 14-  
pin DIP, making it compatible with existing delay line products. Space-saving 8-pin DIPs and 16-pin  
SOICs are also available. Both enhanced performance and superior reliability over hybrid technology is  
achieved by the combination of a 100% silicon delay line and industry standard DIP and SOIC  
packaging. In order to maintain complete pin compatibility, DIP packages are available with hybrid lead  
configurations. The DS1005 reproduces the input logic level at each tap after the fixed delay specified by  
the dash number in Table 1. The device is designed with both leading and trailing edge accuracy. Each  
tap is capable of driving up to ten 74LS loads. Dallas Semiconductor can customize standard products to  
meet special needs. For special requests and rapid delivery, call (972) 371–4348.  
1 of 6  
111799  

与DS1005M-250相关器件

型号 品牌 描述 获取价格 数据表
DS1005M-250+ ROCHESTER SILICON DELAY LINE, TRUE OUTPUT, PDIP8, 0.300 INCH, LOW PROFILE, DIP-8

获取价格

DS1005M-50 ETC Tapped Delay Line

获取价格

DS1005M-500 ETC Tapped Delay Line

获取价格

DS1005M-60 DALLAS 5-Tap Silicon Delay Line

获取价格

DS1005M-75 DALLAS 5-Tap Silicon Delay Line

获取价格

DS1005S DALLAS 暂无描述

获取价格