5秒后页面跳转
DS1005S-075 PDF预览

DS1005S-075

更新时间: 2024-02-06 20:33:13
品牌 Logo 应用领域
达拉斯 - DALLAS 光电二极管输出元件逻辑集成电路延迟线
页数 文件大小 规格书
6页 62K
描述
Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO16, 0.300 INCH, SO-16

DS1005S-075 技术参数

生命周期:TransferredReach Compliance Code:unknown
风险等级:5.61其他特性:BOTH LEADING & TRAILING EDGE ACCURACY; MAX FAN OUT OF 10 74LS LOAD PER OUTPUT
系列:CMOS/TTL输入频率最大值(fmax):8.33333 MHz
JESD-30 代码:R-PDSO-G16逻辑集成电路类型:SILICON DELAY LINE
功能数量:1抽头/阶步数:5
端子数量:16最高工作温度:70 °C
最低工作温度:输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装形状:RECTANGULAR
封装形式:SMALL OUTLINE可编程延迟线:NO
认证状态:Not Qualified最大供电电压 (Vsup):5.25 V
最小供电电压 (Vsup):4.75 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子形式:GULL WING
端子位置:DUAL总延迟标称(td):75 ns
Base Number Matches:1

DS1005S-075 数据手册

 浏览型号DS1005S-075的Datasheet PDF文件第2页浏览型号DS1005S-075的Datasheet PDF文件第3页浏览型号DS1005S-075的Datasheet PDF文件第4页浏览型号DS1005S-075的Datasheet PDF文件第5页浏览型号DS1005S-075的Datasheet PDF文件第6页 
DS1005  
5-Tap Silicon Delay Line  
www.dalsemi.com  
FEATURES  
PIN ASSIGNMENT  
All-silicon time delay  
IN  
1
2
14  
13  
VCC  
NC  
IN  
1
2
16  
15  
VCC  
NC  
5 taps equally spaced  
Delay tolerance ±2 ns or ±3%, whichever is  
greater  
Stable and precise over temperature and  
voltage range  
Leading and trailing edge accuracy  
Economical  
Auto-insertable, low profile  
Standard 14-pin DIP, 8-pin DIP, or 16-pin  
SOIC  
NC  
NC  
NC  
TAP 2  
NC  
3
4
5
6
7
12  
11  
10  
9
TAP 1  
NC  
NC  
TAP 2  
NC  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
NC  
TAP 1  
NC  
TAP 3  
NC  
TAP 3  
NC  
TAP 4  
GND  
TAP 4  
NC  
8
TAP 5  
GND  
TAP 5  
DS1005 14-Pin DIP (300-mil)  
See Mech. Drawings Section  
DS1005S 16-Pin SOIC  
(300-mil)  
See Mech. Drawings Section  
Tape and reel available for surface-mount  
Low-power CMOS  
TTL/CMOS compatible  
Vapor phase, IR and wave solderability  
Custom delays available  
Quick turn prototypes  
1
VCC  
8
IN  
2
7
TAP 1  
TAP 3  
TAP 5  
TAP 2  
TAP 4  
GND  
3
4
6
5
Extended temperature range available  
DS1005M 8-Pin DIP (300-mil)  
See Mech. Drawings Section  
PIN DESCRIPTION  
TAP 1-TAP 5 - TAP Output Number  
VCC  
GND  
NC  
- +5 Volts  
- Ground  
- No Connection  
- Input  
IN  
DESCRIPTION  
The DS1005 5-Tap Silicon Delay Line provides five equally spaced taps with delays ranging from 12 ns  
to 250 ns, with an accuracy of ±2 ns or ±3%, whichever is greater. This device is offered in a standard 14-  
pin DIP, making it compatible with existing delay line products. Space-saving 8-pin DIPs and 16-pin  
SOICs are also available. Both enhanced performance and superior reliability over hybrid technology is  
achieved by the combination of a 100% silicon delay line and industry standard DIP and SOIC  
packaging. In order to maintain complete pin compatibility, DIP packages are available with hybrid lead  
configurations. The DS1005 reproduces the input logic level at each tap after the fixed delay specified by  
the dash number in Table 1. The device is designed with both leading and trailing edge accuracy. Each  
tap is capable of driving up to ten 74LS loads. Dallas Semiconductor can customize standard products to  
meet special needs. For special requests and rapid delivery, call (972) 371–4348.  
1 of 6  
111799  

与DS1005S-075相关器件

型号 品牌 描述 获取价格 数据表
DS1005S-075/T&R DALLAS Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO16,

获取价格

DS1005S-100 DALLAS 5-Tap Silicon Delay Line

获取价格

DS1005S-100 ROCHESTER SILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, SOIC-16

获取价格

DS1005S-100/T&R DALLAS Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO16,

获取价格

DS1005S-100+ MAXIM Silicon Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO16, 0.300 INCH, SOIC-16

获取价格

DS1005S-100+ ROCHESTER SILICON DELAY LINE, TRUE OUTPUT, PDSO16, 0.300 INCH, SOIC-16

获取价格