Datasheet > DP8392CN-2

DP8392CN-2

更新时间： 2024-01-18 14:38:06

品牌	Logo	应用领域
美国国家半导体 - NSC		局域网以太网：16GBASE-T 电信光电二极管电信集成电路
页数	文件大小	规格书
10页	171K
描述
IC,LAN TRANSCEIVER,SINGLE,DIP,16PIN,PLASTIC

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

DP8392CN-2 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
包装说明：	DIP, DIP16,.3	Reach Compliance Code：	unknown
风险等级：	5.9	JESD-30 代码：	R-PDIP-T16
JESD-609代码：	e0	负电源额定电压：	-9 V
端子数量：	16	收发器数量：	1
最高工作温度：	70 °C	最低工作温度：
封装主体材料：	PLASTIC/EPOXY	封装代码：	DIP
封装等效代码：	DIP16,.3	封装形状：	RECTANGULAR
封装形式：	IN-LINE	电源：	-9 V
认证状态：	Not Qualified	子类别：	Network Interfaces
最大压摆率：	0.18 mA	表面贴装：	NO
电信集成电路类型：	ETHERNET TRANSCEIVER	温度等级：	COMMERCIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	THROUGH-HOLE
端子节距：	2.54 mm	端子位置：	DUAL
Base Number Matches：	1

DP8392CN-2 数据手册

2.0 Block Diagram

TL/F/7405–2

FIGURE 1. DP8392A Block Diagram

3.0 Functional Description

The CTI consists of four main logical blocks:

Receiver then stays off only if within about 1 ms, the DC

level from the low pass filter rises above the DC squelch

threshold. Figure 2 illustrates the Receiver timing.

a) the Receiver - receives data from the coax and sends it

to the DTE

The differential line driver provides ECL compatible signals

to the DTE with typically 3 ns rise and fall times. In its idle

state, its outputs go to differential zero to prevent DC stand-

ing current in the isolation transformer.

b) the Transmitter - accepts data from the DTE and trans-

mits it onto the coax

c) the Collision Detect circuitry - indicates to the DTE any

collision on the coax

3.2 TRANSMITTER FUNCTIONS

d) the Jabber Timer - disables the Transmitter in case of

longer than legal length packets

The Transmitter has a differential input and an open collec-

tor output current driver. The differential input common

mode voltage is established by the CTI and should not be

altered by external circuitry. The transformer coupling of

TX will satisfy this condition. The driver meets all IEEE

802.3/Ethernet Specifications for signal levels. Controlled

3.1 RECEIVER FUNCTIONS

The Receiver includes an input buffer, a cable equalizer, a

4-pole Bessel low pass filter, a squelch circuit, and a differ-

ential line driver.

The buffer provides high input impedance and low input ca-

pacitance to minimize loading and reflections on the coax.

rise and fall times (25 ns V 5 ns) minimize the higher

harmonic components. The rise and fall times are matched

to minimize jitter. The drive current levels of the DP8392A

meet the tighter recommended limits of IEEE 802.3 and are

set by a built-in bandgap reference and an external 1% re-

sistor. An on chip isolation diode is provided to reduce the

Transmitter’s coax load capacitance. For Ethernet compati-

ble applications, an external isolation diode (see Figure 4 )

may be added to further reduce coax load capacitance. In

Cheapernet compatible applications the external diode is

not required as the coax capacitive loading specifications

are relaxed.

The equalizer is a high pass filter which compensates for

the low pass effect of the cable. The composite result of the

maximum length cable and the equalizer is a flatband re-

sponse at the signal frequencies to minimize jitter.

The 4-pole Bessel low pass filter extracts the average DC

level on the coax, which is used by both the Receiver

squelch and the collision detection circuits.

The Receiver squelch circuit prevents noise on the coax

from falsely triggering the Receiver in the absence of the

signal. At the beginning of the packet, the Receiver turns on

when the DC level from the low pass filter is lower than the

DC squelch threshold. However, at the end of the packet, a

quick Receiver turn off is needed to reject dribble bits. This

is accomplished by an AC timing circuit that reacts to high

level signals of greater than typically 200 ns in duration. The

The Transmitter squelch circuit rejects signals with pulse

widths less than typically 20 ns (negative going), or with

levels less than 175 mV. The Transmitter turns off at the

end of the packet if the signal stays higher than 175 mV

for more than approximately 300 ns. Figure 3 illustrates the

Transmitter timing.

123 4 5 6 7...10

下载PDF

与DP8392CN-2相关器件

型号	品牌	描述	获取价格	数据表
DP8392CV	NSC	CTI Coaxial Transceiver Interface	获取价格
DP8392CV	TI	Coaxial Transceiver Interface	获取价格
DP8392CV-1	NSC	CTI Coaxial Transceiver Interface	获取价格
DP8392CV-1	TI	Coaxial Transceiver Interface	获取价格
DP8392CV-1-X	TI	DATACOM, ETHERNET TRANSCEIVER, PQCC28, PLASTIC, LCC-28	获取价格
DP8392CV-X	TI	DATACOM, ETHERNET TRANSCEIVER, PQCC28, PLASTIC, LCC-28	获取价格

与DP8392CN-2相关文章

PCF8574资料解读：主要参数分析、引脚说明
2024-05-21

7
AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
2024-05-21

6
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
2024-05-21

9
一文带你了解压敏电阻器在直流电路中的过压保护作用
2024-05-21

5

产品中心

服务支持

精选活动

关于我们

帮助中心

DP8392CN-2

DP8392CN-2 技术参数

DP8392CN-2 数据手册

与DP8392CN-2相关器件

与DP8392CN-2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

DP8392CN-2

DP8392CN-2 技术参数

DP8392CN-2 数据手册

与DP8392CN-2相关器件

与DP8392CN-2相关文章

您还可以找

您在本页遇到什么问题？