5秒后页面跳转
DM74S112N PDF预览

DM74S112N

更新时间: 2024-11-25 23:47:43
品牌 Logo 应用领域
其他 - ETC 触发器逻辑集成电路光电二极管
页数 文件大小 规格书
4页 65K
描述
J-K-Type Flip-Flop

DM74S112N 数据手册

 浏览型号DM74S112N的Datasheet PDF文件第2页浏览型号DM74S112N的Datasheet PDF文件第3页浏览型号DM74S112N的Datasheet PDF文件第4页 
August 1986  
Revised April 2000  
DM74S112  
Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop  
with Preset, Clear, and Complementary Outputs  
General Description  
This device contains two independent negative-edge-trig-  
gered J-K flip-flops with complementary outputs. The J and  
K data is processed by the flip-flops on the falling edge of  
the clock pulse. The clock triggering occurs at a voltage  
level and is not directly related to the transition time of the  
negative going edge of the clock pulse. Data on the J and  
K inputs can be changed while the clock is HIGH or LOW  
without affecting the outputs as long as setup and hold  
times are not violated. A low logic level on the preset or  
clear inputs will set or reset the outputs regardless of the  
logic levels of the other inputs.  
Ordering Code:  
Order Number Package Number  
DM74S112 N16E  
Package Description  
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide  
Connection Diagram  
Function Table  
Inputs  
Outputs  
PR  
L
CLR  
H
CLK  
J
X
X
X
L
K
X
X
X
L
Q
H
Q
L
X
X
X
H
L
L
L
H
L
H*  
Q0  
H
H*  
Q0  
L
H
H
H
H
H
H
H
L
L
H
H
H
L
H
H
H
Toggle  
H
H
H
X
X
Q0  
Q0  
H = HIGH Logic Level  
X = Either LOW or HIGH Logic Level  
L = LOW Logic Level  
↓ = Negative going edge of pulse.  
Q0 = The output logic level of Q before the indicated input conditions were  
established.  
* = This configuration is nonstable; that is, it will not persist when either the  
preset and/or clear inputs return to its inactive (HIGH) level.  
Toggle = Each output changes to the complement of its previous level on  
each falling edge of the clock pulse.  
© 2000 Fairchild Semiconductor Corporation  
DS006459  
www.fairchildsemi.com  
Powered by ICminer.com Electronic-Library Service CopyRight 2003  

与DM74S112N相关器件

型号 品牌 获取价格 描述 数据表
DM74S112N/A+ ETC

获取价格

J-K-Type Flip-Flop
DM74S112N/B+ ETC

获取价格

J-K-Type Flip-Flop
DM74S113N TI

获取价格

S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP14, PLASTI
DM74S113N/A+ ETC

获取价格

J-K-Type Flip-Flop
DM74S113N/B+ ETC

获取价格

J-K-Type Flip-Flop
DM74S114N ROCHESTER

获取价格

J-K Flip-Flop
DM74S114N/A+ ETC

获取价格

J-K-Type Flip-Flop
DM74S114N/B+ ETC

获取价格

J-K-Type Flip-Flop
DM74S11J ETC

获取价格

Triple 3-input AND Gate
DM74S11J/A+ ETC

获取价格

Triple 3-input AND Gate