5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> DM54LS165W
DM54LS165W PDF预览

DM54LS165W

更新时间： 2024-11-23 22:56:47
品牌 Logo 应用领域
美国国家半导体 - NSC 移位寄存器触发器逻辑集成电路
页数 文件大小 规格书
6页 143K
描述
8-Bit Parallel In/Serial Output Shift Registers

阅读下载

中文翻译

获取价格

DM54LS165W 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：DFP, FL16,.3Reach Compliance Code：unknown
HTS代码：8542.39.00.01风险等级：5.8
Is Samacsys：N其他特性：CLOCK INHIBIT
计数方向：RIGHT系列：LS
JESD-30 代码：R-GDFP-F16JESD-609代码：e0
长度：9.6645 mm负载电容（CL）：15 pF
逻辑集成电路类型：PARALLEL IN SERIAL OUT最大频率@ Nom-Sup：25000000 Hz
位数：8功能数量：1
端子数量：16最高工作温度：125 °C
最低工作温度：-55 °C输出极性：COMPLEMENTARY
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DFP
封装等效代码：FL16,.3封装形状：RECTANGULAR
封装形式：FLATPACK峰值回流温度（摄氏度）：NOT SPECIFIED
电源：5 V最大电源电流（ICC）：36 mA
传播延迟（tpd）：30 ns认证状态：Not Qualified
座面最大高度：2.032 mm子类别：Shift Registers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：TTL温度等级：MILITARY
端子面层：Tin/Lead (Sn/Pb)端子形式：FLAT
端子节距：1.27 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED触发器类型：POSITIVE EDGE
宽度：6.604 mm最小 fmax：25 MHz
Base Number Matches：1

DM54LS165W 数据手册

 浏览型号DM54LS165W的Datasheet PDF文件第2页浏览型号DM54LS165W的Datasheet PDF文件第3页浏览型号DM54LS165W的Datasheet PDF文件第4页浏览型号DM54LS165W的Datasheet PDF文件第5页浏览型号DM54LS165W的Datasheet PDF文件第6页 
May 1992  
DM54LS165/DM74LS165 8-Bit Parallel  
In/Serial Output Shift Registers  
General Description  
This device is an 8-bit serial shift register which shifts data in  
Data at the parallel inputs are loaded directly into the regis-  
ter on a high-to-low transition of the shift/load input, regard-  
less of the logic levels on the clock, clock inhibit, or serial  
inputs.  
the direction of Q toward Q when clocked. Parallel-in ac-  
H
A
cess is made available by eight individual direct data inputs,  
which are enabled by a low level at the shift/load input.  
These registers also feature gated clock inputs and comple-  
mentary outputs from the eighth bit.  
Features  
Y
Clocking is accomplished through a 2-input NOR gate, per-  
mitting one input to be used as a clock-inhibit function. Hold-  
ing either of the clock inputs high inhibits clocking, and hold-  
ing either clock input low with the load input high enables  
the other clock input. The clock-inhibit input should be  
changed to the high level only while the clock input is high.  
Parallel loading is inhibited as long as the load input is high.  
Complementary outputs  
Y
Direct overriding (data) inputs  
Y
Gated clock inputs  
Y
Parallel-to-serial data conversion  
Y
Typical frequency 35 MHz  
Y
Typical power dissipation 105 mW  
Connection Diagram  
Dual-In-Line Package  
TL/F/6399–1  
Order Number DM54LS165J, DM54LS165W, DM74LS165WM or DM74LS165N  
See NS Package Number J16A, M16B, N16E or W16A  
Function Table  
Inputs  
Clock  
Internal  
Outputs  
Output  
Shift/  
Load  
Clock  
Parallel  
A...H  
Serial  
Q
H
Inhibit  
Q
A
Q
B
L
H
H
H
H
X
L
X
X
X
H
L
a...h  
X
a
b
h
L
Q
A0  
Q
Q
Q
Q
Q
H0  
Q
Gn  
Q
Gn  
Q
H0  
B0  
An  
An  
B0  
L
X
H
u
L
X
L
u
H
X
X
X
Q
A0  
e
e
e
Low Level (steady state)  
H
X
High Level (steady state), L  
Don’t Care (any input, including transitions)  
e
Transition from low-to-high level  
u
a...h  
e
The level of steady-state input at inputs A through H, respectively.  
e
The level of Q , Q , or Q , respectively, before the indicated steady-state input conditions were established.  
A B H  
Q
Q
, Q , Q  
B0  
A0  
H0  
e
, Q  
The level of Q or Q , respectively, before the most recent  
A
transition of the clock.  
u
An  
Gn  
G
C
1995 National Semiconductor Corporation  
TL/F/6399  
RRD-B30M105/Printed in U. S. A.  
123456

中文翻译

下载PDF

与DM54LS165W相关器件

型号 品牌 获取价格 描述 数据表
DM54LS165W/883 ROCHESTER

获取价格

 		Parallel In Serial Out, LS Series, 8-Bit, Right Direction, Complementary Output, TTL, CDFP
DM54LS165W/883 TI

获取价格

 		LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, COMPLEMENTARY OUTPUT, CDFP16
DM54LS165W/883B TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,FP,16PIN,CERAMIC
DM54LS165W/883C TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,FP,16PIN,CERAMIC
DM54LS166J/883 TI

获取价格

 		LS SERIES, 8-BIT RIGHT PARALLEL IN SERIAL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16, DIP-16
DM54LS166J/883B TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,CERAMIC
DM54LS166J/883C TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,DIP,16PIN,CERAMIC
DM54LS166W/883 TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,FP,16PIN,CERAMIC
DM54LS166W/883C TI

获取价格

 		IC,SHIFT REGISTER,LS-TTL,FP,16PIN,CERAMIC
DM54LS168AJ NSC

获取价格

 		IC,COUNTER,UP/DOWN,DECADE,LS-TTL,DIP,16PIN,CERAMIC

与DM54LS165W相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证