DG406, DG407
®
Data Sheet
March 13, 2006
FN3116.9
Single 16-Channel/Differential 8-Channel,
CMOS Analog Multiplexers
Features
• ON-Resistance (Max). . . . . . . . . . . . . . . . . . . . . . . . 100Ω
The DG406 and DG407 monolithic CMOS analog
• Low Power Consumption (P ) . . . . . . . . . . . . . . . <1.2mW
D
multiplexers are drop-in replacements for the popular
DG506A and DG507A series devices. They each include an
array of sixteen analog switches, a TTL and CMOS
compatible digital decode circuit for channel selection, a
voltage reference for logic thresholds, and an ENABLE input
for device selection when several multiplexers are present.
• Fast Transition Time (Max). . . . . . . . . . . . . . . . . . . . 300ns
• Low Charge Injection
• TTL, CMOS Compatible
• Single or Split Supply Operation
These multiplexers feature lower signal ON resistance
• Pb-Free Plus Anneal Available (RoHS Compliant)
(<100Ω) and faster transition time (t
< 300ns)
TRANS
Applications
compared to the DG506A and DG507A. Charge injection
has been reduced, simplifying sample and hold applications.
• Battery Operated Systems
• Data Acquisition
The improvements in the DG406 series are made possible
by using a high voltage silicon-gate process. An epitaxial
layer prevents the latch-up associated with older CMOS
technologies. The 44V maximum voltage range permits
• Medical Instrumentation
• Hi-Rel Systems
controlling 30V
supplies.
signals when operating with ±15V power
P-P
• Communication Systems
• Automatic Test Equipment
The sixteen switches are bilateral, equally matched for AC or
bidirectional signals. The ON resistance variation with
analog signals is quite low over a ±5V analog input range.
Related Literature
• Technical Brief TB363 “Guidelines for Handling and
Processing Moisture Sensitive Surface Mount Devices
(SMDs)”
Pinouts
DG406 (PDIP, SOIC)
DG407 (PDIP, SOIC)
Ordering Information
TOP VIEW
TOP VIEW
PART
NUMBER
PART
TEMP.
PKG.
V+
NC
NC
1
2
28 D
V+
1
28 D
A
MARKING RANGE (°C) PACKAGE DWG. #
27 V-
26 S
D
2
3
27 V-
26 S
B
DG406DJ
DG406DJ
-40 to 85 28 Ld PDIP E28.6
3
NC
8
8A
DG406DJZ
(See Note)
DG406DJZ
-40 to 85 28 Ld PDIP* E28.6
(Pb-free)
25 S
24 S
23 S
22 S
21 S
S
4
25 S
24 S
23 S
22 S
21 S
S
4
7
6
5
4
3
2
1
16
15
14
13
12
11
10
7A
6A
5A
4A
3A
2A
1A
8B
7B
6B
5B
4B
3B
2B
1B
S
S
S
S
S
S
5
S
S
S
S
S
S
S
5
DG406DY
DG406DY
DG406DY
DG406DYZ
-40 to 85 28 Ld SOIC M28.3
28 Ld SOIC Tape and Reel M28.3
6
6
DG406DY-T
7
7
DG406DYZ
(See Note)
-40 to 85 28 Ld SOIC M28.3
(Pb-free)
8
8
9
20
S
9
20
S
DG406DYZ-T DG406DYZ 28 Ld SOIC Tape and Reel M28.3
(See Note)
10
11
19 S
10
11
19 S
(Pb-free)
S
18 EN
18 EN
9
DG407DJ
DG407DJ
-40 to 85 28 Ld PDIP E28.6
GND 12
NC 13
17 A
0
GND 12
NC 13
NC 14
17 A
0
DG407DJZ
(Note)
DG407DJZ
-40 to 85 28 Ld PDIP* E28.6
(Pb-free)
16 A
1
16 A
1
A
14
15 A
2
15 A
2
3
DG407DY
DG407DY
-40 to 85 28 Ld SOIC M28.3
DG407DYZ
(Note)
DG407DYZ
-40 to 85 28 Ld SOIC M28.3
(Pb-free)
*Pb-free PDIPs can be used for through hole wave solder processing only. They are
not intended for use in Reflow solder processing applications.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets;
molding compounds/die attach materials and 100% matte tin plate termination
finish, which are RoHS compliant and compatible with both SnPb and Pb-free
soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak
reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J
STD-020.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2000, 2003, 2004, 2006. All Rights Reserved
1
All other trademarks mentioned are the property of their respective owners.
5秒后页面跳转
英伟达新AI芯片Rubin或提前半年亮相
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
三星深化印度制造布局，供应链本地化进程加速
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
