Table 2 Truth Table
SEL
X
H
/CS
H
Ļ
SCLK
SDI
X
X
DIN[1:8]
SDO
HI Z
DIN[8]
DR[8]
DESCRIPTION
Not Selected
DR[1:8]ĸ DIN[1:8]
X
L
Ĺ
X
Valid
X
H
L
DR[1]
DR[n+1] ĸ DR[n], DR[1] ĸ SDI
L
L
L
Ĺ
Ĺ
L
CR[1]
X
X
X
CR[8]
HI Z
CR[n+1] ĸ CR[n], CR[1] ĸ SDI
CL[1:8]ĸ CR[1:8]
Legend:
DR = Data Register
CR = Configuration Register
CL = Configuration Latch
DIN[1:8] Discrete AFE
The Discrete Input Analog Front End circuit function is represented in Figure 3. Each DINn signal is conditioned by the
resistor / diode network and presented to an amplifier followed by a comparator with hysteresis. When the input is configured
for GND/OPEN operation, the pull-up resistor & diode is enabled and the appropriate amplifier offset voltage and comparator
threshold voltage are selected. When configured for 28V/OPEN, the pull-down resistor is enabled and the amp/comparator is
appropriately configured.
Some notable features are:
x
x
The input current is ~1mA. This current will prevent a “dry” relay contact.
The input threshold voltage and hysteresis:
o
o
o
The falling Vth > 3.5V.
The rising Vth < 14V.
Hysteresis is maximum practical to meet the threshold requirements.
x
x
Input noise immunity is maximized with a combination of voltage hysteresis and use of a slow input voltage
comparator
The inputs can withstand continuous input voltages of 40V minimum. The isolation diode breakdown voltage is
greater than 45V. The 10K Ohm input resistor is designed to limit diode breakdown current to safe levels during
transient events.
Data Register
The 8-bit Data Register is a “parallel-input, serial-output” register that samples the input channels and reads-out the data to the
Serial Data Output. The register is read via the SDO output as described in Figure 4 and Figure 5. A low input level results in
a Logic 0, and a high input level results in a Logic 1.
Configuration Register
The 8-bit Configuration Register is a “serial-input, parallel-output with data latch” register that individually configures each
AFE input as either GND/OPEN or 28V/OPEN format. The register is programmed via the serial data input as described in
Figure 6 and Figure 7. Logic 0 sets the respective input to 28V/OPEN mode (pull-down); Logic 1 sets the respective input to
GND/OPEN mode (pull-up).
The register is Reset to 0’s when the Vcc Logic Supply voltage transitions from low to hi, thus initializing the AFE inputs to a
pull-down state.
©2014 Device Engineering Inc.
4 of 13
DS-MW-01160-02 Rev A
03/21/2014