5秒后页面跳转
DAC7545LU PDF预览

DAC7545LU

更新时间: 2024-02-02 17:44:32
品牌 Logo 应用领域
BB 转换器微处理器光电二极管
页数 文件大小 规格书
12页 383K
描述
CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible

DAC7545LU 技术参数

是否Rohs认证:不符合生命周期:Obsolete
Reach Compliance Code:unknown风险等级:5.75
Is Samacsys:N转换器类型:D/A CONVERTER
输入位码:BINARY, OFFSET BINARY输入格式:PARALLEL, WORD
JESD-30 代码:R-CDIP-T20JESD-609代码:e0
最大线性误差 (EL):0.0488%位数:12
功能数量:1端子数量:20
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, METAL-SEALED COFIRED封装代码:DIP
封装等效代码:DIP20,.3封装形状:RECTANGULAR
封装形式:IN-LINE电源:5/15 V
认证状态:Not Qualified最大稳定时间:2 µs
子类别:Other Converters最大压摆率:2 mA
标称供电电压:15 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
Base Number Matches:1

DAC7545LU 数据手册

 浏览型号DAC7545LU的Datasheet PDF文件第1页浏览型号DAC7545LU的Datasheet PDF文件第3页浏览型号DAC7545LU的Datasheet PDF文件第4页浏览型号DAC7545LU的Datasheet PDF文件第5页浏览型号DAC7545LU的Datasheet PDF文件第6页浏览型号DAC7545LU的Datasheet PDF文件第7页 
ABSOLUTE MAXIMUM RATINGS(1)  
TA = +25°C, unless otherwise noted.  
ELECTROSTATIC  
DISCHARGE SENSITIVITY  
VDD to DGND ........................................................................... –0.3V, +17  
Digital Input to DGND ............................................................... –0.3V, VDD  
VRFB, VREF, to DGND ........................................................................ ±25V  
This integrated circuit can be damaged by ESD. Texas Instru-  
ments recommends that all integrated circuits be handled with  
appropriate precautions. Failure to observe proper handling  
and installation procedures can cause damage.  
V
PIN 1 to DGND ........................................................................ –0.3V, VDD  
AGND to DGND ........................................................................ –0.3V, VDD  
Power Dissipation: Any Package to +75°C .................................... 450mW  
Derates above +75°C by ................................ 6mW/°C  
Operating Temperature:  
ESD damage can range from subtle performance degrada-  
tion to complete device failure. Precision integrated circuits  
may be more susceptible to damage because very small  
parametric changes could cause the device not to meet its  
published specifications.  
Commercial J, K, L, and GL ........................................... –40°C to +85°C  
Storage Temperature ...................................................... –65°C to +150°C  
Lead Temperature (soldering, 10s) ............................................... +300°C  
NOTE: (1) Stresses above those listed above may cause permanent damage to  
the device. This is a stress rating only and functional operation of the device at  
these or any other condition above those indicated in the operational sections of  
thisspecificationisnotimplied.Exposuretoabsolutemaximumratingconditions  
for extended periods may affect device reliability.  
PACKAGE/ORDERING INFORMATION  
SPECIFIED  
RELATIVE  
PRODUCT ACCURACY (LSB)  
GAIN ERROR (LSB)  
VDD = +5V  
PACKAGE  
PACKAGE-LEAD DESIGNATOR(1)  
TEMPERATURE PACKAGE  
RANGE MARKING  
ORDERING  
NUMBER  
TRANSPORT  
MEDIA, QUANTITY  
DAC7545  
±2  
±1  
±20  
±10  
±5  
SO-20  
DW  
"
–40°C to +85°C DAC7545JU  
DAC7545JU  
Rails, 38  
Rails, 38  
Rails, 38  
Rails, 38  
"
"
SO-20  
"
"
DAC7545KU DAC7545KU  
DAC7545  
"
±1/2  
±1/2  
DW  
"
–40°C to +85°C DAC7545LU DAC7545LU  
±2  
"
DAC7545GLU DAC7545GLU  
NOTE: (1) For the most current specifications and package information, refer to our web site at www.ti.com.  
PIN CONNECTIONS  
Top View  
SO  
OUT 1  
AGND  
DGND  
(MSB) DB11  
DB10  
1
2
3
4
5
6
7
8
9
20 RFB  
19 VREF  
18 VDD  
17 WR  
16 CS  
DAC7545  
DB9  
15 DB0 (LSB)  
14 DB1  
13 DB2  
12 DB3  
11 DB4  
DB8  
DB7  
DB6  
DB5 10  
WRITE CYCLE TIMING DIAGRAM  
tCS  
tCH  
CS  
VDD  
0
Mode Selection  
Write Mode  
Hold Mode  
CS and WR low, DAC responds  
Data Bus (DB0-DB11) inputs.  
Either CS or WR high, data bus to  
(DB0-DB11) is locked out; DAC  
holds last data present when  
WR or CS assumed high state.  
tWR  
WR  
VDD  
0
tDH  
tDS  
NOTES: VDD = +5V, tR = tF = 20ns. VDD = +15V, tR = tF = 40ns. All inputs signal  
rise and fall times measured from 10% to 90% of VDD. Timing measurement  
reference level is (VIH + VIL)/2.  
VDD  
0
Data In  
(DB0-DB11  
VIH  
VIL  
Data  
Valid  
)
DAC7545  
2
SBAS150A  
www.ti.com  

与DAC7545LU相关器件

型号 品牌 描述 获取价格 数据表
DAC7545LU-BI BB 暂无描述

获取价格

DAC7545LUG4 TI PARALLEL, WORD INPUT LOADING, 2us SETTLING TIME, 12-BIT DAC, PDSO20, GREEN, PLASTIC, SOIC-

获取价格

DAC7545SH BB 暂无描述

获取价格

DAC7545SH-BI BB D/A Converter, 1 Func, Parallel, Word Input Loading, CDIP20,

获取价格

DAC7551 TI 12-BIT, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER

获取价格

DAC7551IDRNR TI 12-BIT, ULTRALOW GLITCH, VOLTAGE OUTPUT DIGITAL-TO-ANALOG CONVERTER

获取价格