5秒后页面跳转
捷配首页

Datasheet > 转换器 > 数模转换器> DAC1231LIN
DAC1231LIN PDF预览

DAC1231LIN

更新时间： 2024-01-31 18:15:53
品牌 Logo 应用领域
美国国家半导体 - NSC 转换器数模转换器模数转换器光电二极管
页数 文件大小 规格书
18页 362K
描述
12-Bit, uP Compatible, Double-Buffered D to A Converters

阅读下载

获取价格

DAC1231LIN 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
包装说明：DIP, DIP20,.3Reach Compliance Code：unknown
ECCN代码：3A001.A.5.BHTS代码：8542.39.00.01
风险等级：5.88Is Samacsys：N
转换器类型：D/A CONVERTER输入位码：BINARY
输入格式：PARALLEL, 8 BITSJESD-30 代码：R-PDIP-T20
JESD-609代码：e0长度：26.075 mm
最大线性误差 (EL)：0.024%位数：12
功能数量：1端子数量：20
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP20,.3封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：NOT SPECIFIED
电源：12/15 V认证状态：Not Qualified
座面最大高度：5.08 mm标称安定时间 (tstl)：1 µs
子类别：Other Converters最大压摆率：2.5 mA
表面贴装：NO技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

DAC1231LIN 数据手册

 浏览型号DAC1231LIN的Datasheet PDF文件第1页浏览型号DAC1231LIN的Datasheet PDF文件第2页浏览型号DAC1231LIN的Datasheet PDF文件第4页浏览型号DAC1231LIN的Datasheet PDF文件第5页浏览型号DAC1231LIN的Datasheet PDF文件第6页浏览型号DAC1231LIN的Datasheet PDF文件第7页 
Electrical Characteristics (Continued)  
e
Note 13); all other limits T  
e
V
10.000 V , V  
DC CC  
11.4 V  
T
to 15.75 V  
DC  
e
25 C.  
unless otherwise noted. Boldface limits apply from T  
to T (see  
MAX  
REF  
DC  
MIN  
e
§
A
J
Tested  
Design  
Limit  
See  
Typ  
Symbol  
Parameter  
Conditions  
Limit  
Units  
Note  
(Note 10)  
(Note 5)  
(Note 6)  
AC CHARACTERISTICS  
e
e
e
e
t
t
Current Setting Time  
V
V
0V, V  
0V, V  
5V  
5V  
1.0  
50  
ms  
s
IL  
IH  
Write and XFER  
Pulse Width Min.  
320  
W
IL  
IH  
8
320  
e
e
e
e
e
e
e
e
t
t
t
t
Data Setup Time Min.  
V
IL  
V
IL  
V
IL  
V
IL  
0V, V  
0V, V  
0V, V  
0V, V  
5V  
5V  
5V  
5V  
70  
30  
60  
0
320  
DS  
DH  
CS  
CH  
IH  
IH  
IH  
IH  
320  
Data Hold Time Min.  
90  
ns  
90  
Control Setup Time Min.  
Control Hold Time Min.  
320  
320  
10  
Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating  
the device beyond its specified operating conditions.  
Note 2: All voltages are measured with respect to GND, unless otherwise specified.  
Note 3: This 500 mW specification applies for all packages. The low intrinsic power dissipation of this part (and the fact that there is no way to significantly modify  
the power dissipation) removes concern for heat sinking.  
d
Note 4: Both I  
and I  
must go to ground or the virtual ground of an operational amplifier. The linearity error is degraded by approximately V  
V
. For  
REF  
OUT1  
e
OUT2  
10V then a 1 mV offset, V , on I  
OS  
example, if V  
REF  
or I  
will introduce an additional 0.01% linearity error.  
OUT2  
OS OUT1  
Note 5: Tested and guaranteed to National’s AOQL (Average Outgoing Quality Level).  
e
Note 6: Design limits are guaranteed but not 100% tested. These limits are not used to calculate outgoing quality levels. Guaranteed for V  
a
10V to 10V.  
11.4V to 15.75V  
CC  
e
b
and V  
REF  
Note 7: The unit FSR stands for full-scale range. Linearity Error and Power Supply Rejection specs are based on this unit to eliminate dependence on a particular  
value to indicate the true performance of the part. The Linearity Error specification of the DAC1208 is 0.012% of FSR(max). This guarantees that after  
V
REF  
performing a zero and full-scale adjustment, the plot of the 4096 analog voltage outputs will each be within 0.012%  
c
V
of a straight line which passes through  
REF  
zero and full-scale. The unit ppm of FSR(parts per million of full-scale range) and ppm of FS(parts per million of full-scale) are used for convenience to define specs  
6
e
output voltage quantity. For example, the gain error tempco spec of 6 ppm of FS/ C represents a worst-case full-scale gain error change with temperature from  
of very small percentage values, typical of higher accuracy converters. In this instance, 1 ppm of FSR  
g
V
/10 is the conversion factor to provide an actual  
REF  
§
b
6
3
/10 )(125 C) or 0.75 (10 ) V  
b
a
40 C to 85 C of (6)(V  
g
g
g
which is 0.075% of V .  
REF  
§
§
§
Note 8: This spec implies that all parts are guaranteed to operate with a write pulse or transfer pulse width (t ) of 320 ns. A typical part will operate with t of only  
REF  
REF  
W
and t to apply.  
S
W
100 ns. The entire write pulse must occur within the valid data interval for the specified t , t , t  
W DS DH  
Note 9: To achieve this low feedthrough in the D package, the user must ground the metal lid. If the lid is left floating the feedthrough is typically 6 mV.  
Note 10: Typicals are at 25 C and represent the most likely parametric norm.  
§
Note 11: A 10 nA leakage current with R  
b
9
3
c
e
e
c
10V corresponds to a zero error of (10 10  
c c  
20 10 ) 100% 10V or 0.002% of FS.  
20k and V  
Fb  
REF  
Note 12: Human body model, 100 pF discharged through a 1.5 kX resistor.  
b
Note 13: Tested limit for 1 suffix parts applies only at 25 C.  
§
Connection Diagrams  
Dual-In-Line Package  
Dual-In-Line Package  
TL/H/5690–2  
See Ordering Information  
3
1234567...18

下载PDF

与DAC1231LIN相关器件

型号 品牌 描述 获取价格 数据表
DAC1232 ETC

获取价格
DAC1232LCD TI IC,D/A CONVERTER,SINGLE,12-BIT,CMOS,DIP,20PIN

获取价格
DAC1232LCD/A+ TI IC,D/A CONVERTER,SINGLE,12-BIT,CMOS,DIP,20PIN

获取价格
DAC1232LCJ NSC 12-Bit, uP Compatible, Double-Buffered D to A Converters

获取价格
DAC1232LCJ/A+ TI IC,D/A CONVERTER,SINGLE,12-BIT,CMOS,DIP,20PIN

获取价格
DAC1232LCJ-1 NSC 12-Bit, uP Compatible, Double-Buffered D to A Converters

获取价格

与DAC1231LIN相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证