CYS25G0101DX
Pin Configuration
The pin configuration for 120-pin Thin Quad Flatpack follows. [1, 2]
Figure 2. 120-Pin Thin Quad Flatpack Pin Configuration
Top View
NC
LFI
RESET
1
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
VCCQ
2
VSSQ
DIAGLOOP
LINELOOP
LOOPA
3
REFCLK+
REFCLK–
NC
4
5
VSSN
6
LOOPTIME
PWRDN
VCCN
7
VSSN
8
VSSN
SD
9
VSSN
VCCN
10
11
12
13
14
15
16
17
18
19
20
21
22
LOCKREF
RXD[0]
RXD[1]
RXD[2]
RXD[3]
VSSN
VDDQ
RXD[4]
RXD[5]
RXD[6]
RXD[7]
VSSN
VDDQ
RXCLK
VSSN
VDDQ
NC
VSSN
TXCLKO
VSSN
CYS25G0101DX
VDDQ
TXD[0]
TXD[1]
TXD[2]
TXD[3]
VCCQ
VSSQ
VCCN
VSSN
23
24
TXD[4]
TXD[5]
25
26
27
28
29
30
TXD[6]
TXD[7]
TXD[8]
TXD[9]
TXD[10]
TXD[11]
NC
NC
NC
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
Notes
1. No connect (NC) pins are left unconnected or floating. Connecting any of these pins to the positive or negative power supply causes improper operation or failure of
the device.
2. Pins 113 and 119 are either no connect or VSSQ. Use VSSQ for compatibility with next generation of OC-48 SERDES devices. Pin 116 are either no connect or VCCQ.
Use VCCQ for compatibility with next generation of OC-48 SERDES devices.
Document Number: 38-02009 Rev. *K
Page 4 of 17