Programmable Serial Interface™
(High Speed Devices)
PRELIMINARY
Programmable Bandwidth
• Up to two serial channels available to allow:
— High-Bandwidth
Features
• 200 Mbps–1.5 Gbps, 2.5 Gbps serial signaling rate
• Flexible parallel-to-serial conversion in transmit path
• Flexible serial-to-parallel conversion in receive path
• Multiple selectable loopback/loop-through modes
• 100K to 200K usable gates of CPLD logic
— Redundancy
• Supported standards:
— InfiniBand™
— SONET OC-48
• 240K to 480 Kb of integrated memory
Frequency Agile PSI Features[1]
— 192K to 384 Kb of synchronous or asynchronous
SRAM
• 200 Mbps–1.5 Gbps serial signaling rate per channel
• Up to eight serial channels available to allow:
— Frequency Agile
— 48K to 96 Kb of true Dual-Port or FIFO RAM
• Internal transmit and receive PLLs
• Logic dedicated Spread Aware PLL
— Redundancy
• Transmit FIFO for flexible variable phase clocking
• Differential CML serial input with internal termination
and DC-restoration
• Differential CML serial output with source matched im-
pedance of 50Ω
• Selectable input and output clocking options
• MultiFrame™ receive framer provides alignment to:
— Bit, byte, half-word, word, multi-word
— COMMA or Full K28.5 detect
• 160–240 user programmable I/Os
• Any Volt I/O interface
— Single or Multi-byte framer for byte alignment
— Low-latency option
— Programmable as 1.8V, 2.5V, 3.3V
• Multiple I/O standards
• Skew alignment support for multiple bytes of offset
• Selectable parity check/generate
• Serial Built-In-Self-Test (BIST) for at-speed link testing
• Per-channel Link Quality Indicator
— Analog signal detect
— LVCMOS, LVTTL, 3.3V PCI, SSTL2(I-II), SSTL3(I-II),
HSTL(I-IV), and GTL+
• Direct interface to standard fiber-optic modules
• Designed to drive:
— Digital signal detect
— Frequency range detect
• Supported standards:
— Fibre Channel
— Gigabit Ethernet
— ESCON
— fiberoptic modules
— copper cables
— circuit board traces
— backplane links
— box-to-box links
— chip-to-chip communication
• Extremely flexible clocking options
— Four global clocks
— DVB
— SMPTE
Development Software
— Up to 192 additional product term clocks
— Clock polarity at every register
• Warp®
• Carry chain logic for fast and efficient arithmetic
— IEEE 1076/1164 VHDL or IEEE 1364 Verilog context
operations
sensitive editing
• Fully PCI compliant (Rev. 2.2)
• JTAG programming interface with boundary scan sup-
port
— Active-HDL FSM graphical finite state machine
editor
— Active-HDL SIM post-synthesis timing simulator
— Architecture Explorer for detailed design analysis
— Static Timing Analyzer for critical path analysis
• High-Speed (HS) or Frequency Agile (FA) Programma-
ble Serial Interface (PSI) versions available
High-Speed PSI Features
— Available on Windows 95™, Windows 98™ & Win-
dows NT™ for $99
• 2.5 Gbps/channel serial signaling rate
• Full Bellcore and ITU jitter compliance
• Power-saving mode
Note:
— Supports all Cypress programmable logic products
1. For detailed data sheet see “Frequency Agile PSI data sheet.”
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
•
CA 95134
•
408-943-2600
Document #: 38-02021 Rev *A
Revised July 6, 2001