5秒后页面跳转
CYS25G02K100V1-MGC PDF预览

CYS25G02K100V1-MGC

更新时间: 2024-02-13 22:47:53
品牌 Logo 应用领域
赛普拉斯 - CYPRESS ATM异步传输模式电信电信集成电路
页数 文件大小 规格书
59页 736K
描述
ATM Network Interface, 1-Func, PBGA456, 35 X 35 MM, 2.33 MM HEIGHT, BGA-456

CYS25G02K100V1-MGC 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:35 X 35 MM, 2.33 MM HEIGHT, BGA-456针数:456
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.92应用程序:SONET;SDH
JESD-30 代码:S-PBGA-B456JESD-609代码:e0
长度:35 mm功能数量:1
端子数量:456最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:BGA封装形状:SQUARE
封装形式:GRID ARRAY峰值回流温度(摄氏度):225
认证状态:Not Qualified座面最大高度:2.46 mm
标称供电电压:3.3 V表面贴装:YES
电信集成电路类型:ATM/SONET/SDH NETWORK INTERFACE温度等级:COMMERCIAL
端子面层:TIN LEAD端子形式:BALL
端子节距:1.27 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:30宽度:35 mm
Base Number Matches:1

CYS25G02K100V1-MGC 数据手册

 浏览型号CYS25G02K100V1-MGC的Datasheet PDF文件第3页浏览型号CYS25G02K100V1-MGC的Datasheet PDF文件第4页浏览型号CYS25G02K100V1-MGC的Datasheet PDF文件第5页浏览型号CYS25G02K100V1-MGC的Datasheet PDF文件第7页浏览型号CYS25G02K100V1-MGC的Datasheet PDF文件第8页浏览型号CYS25G02K100V1-MGC的Datasheet PDF文件第9页 
Programmable Serial Interface  
(High Speed Devices)  
PRELIMINARY  
Registered TE  
Mux  
TE Mux  
D
Q
From  
Output PIM  
C
3
C
Receive  
Mux  
RES  
To Routing  
Channel  
Register Receive  
Mux  
C
C
Transmit  
Mux  
Signal  
Register Enable  
Mux  
D
E
Q
Clock  
Polarity  
C
Mux  
RES  
3
C
Clock Mux  
C
2
3
C
Register Reset  
Mux  
C
Figure 4. Block Diagram of a Standard Datapath Cell.  
Logic Block Cluster (LBC)  
tions. If a cluster memory block is not specifically utilized by  
the designer, Cypresss Warp software can automatically use  
it to implement large blocks of logic.  
The PSI architecture consists of several logic block clusters,  
each of which have 8 Logic Blocks (LB) and 2 cluster memory  
blocks connected via a Programmable Interconnect Matrix  
(PIM) as shown in Figure 6. Each cluster memory block con-  
sists of 8-Kbit single-port RAM, which is configurable as syn-  
chronous or asynchronous. The cluster memory blocks can be  
cascaded with other cluster memory blocks within the same  
LBC as well as other LBCs to implement larger memory func-  
All LBCs interface with each other via horizontal and vertical  
routing channels.  
I/O Block  
LB  
LB  
LB  
LB  
LB  
LB  
LB  
LB  
72  
64  
Cluster  
PIM  
Channel memory  
outputs drive  
dedicated tracks in the  
horizontal and vertical  
routing channels  
Channel  
Memory  
Block  
Cluster  
Memory  
Block  
Cluster  
Memory  
Block  
72  
64  
H-to-V  
PIM  
V-to-H  
PIM  
Pin inputs from the I/O cells  
drive dedicated tracks in the  
horizontal and vertical routing  
channels  
Figure 5. PSI Routing Interface.  
Document #: 38-02021 Rev *A  
Page 6 of 59  

与CYS25G02K100V1-MGC相关器件

型号 品牌 描述 获取价格 数据表
CYS2A11A-20.000 CRYSTEKMICROWAVE Quartz Crystal Low Profile HC49S Leaded Crystal

获取价格

CYS2A11A-FREQ CRYSTEKMICROWAVE Quartz Crystal Low Profile HC49S Leaded Crystal

获取价格

CYS2A11AS-20.000 CRYSTEKMICROWAVE Quartz Crystal Low Profile HC49S Leaded Crystal

获取价格

CYS2A11AS-FREQ CRYSTEKMICROWAVE Quartz Crystal Low Profile HC49S Leaded Crystal

获取价格

CYS2A11B-20.000 CRYSTEKMICROWAVE Quartz Crystal Low Profile HC49S Leaded Crystal

获取价格

CYS2A11B-FREQ CRYSTEKMICROWAVE Quartz Crystal Low Profile HC49S Leaded Crystal

获取价格