LUPA-4000
The output voltage of Out1 will be between 1.3V (dark level)
and 0.3V (white level) and depends on process variations and
voltage supply settings. The output voltage of Out2 is
determined by the DAC.
ADC should be tied externally to the outputs of the output
amplifiers.
One ADC will sample the even columns and the other one will
sample the odd columns. Although the input range of the ADC
is between 1V and 2V and the output range of the analog
signal is only between 0.3V and 1.3V, the analog output and
digital input may be tied to each other directly. This is possible
because there is an on chip level-shifter located in front of the
ADC to lift up the analog signal to the ADC range.
Pixel array drivers
We have foreseen on this image sensor on chip drivers for the
pixel array signals. Not only the driving on system level is easy
and flexible, also the maximum currents applied to the sensor
are controlled on chip. This means that the charging on sensor
level is fixed and that the sensor cannot be overdriven from
externally. In the paragraph on the timing, the operation of the
on-chip drivers is explained more in detail.
Table 6. ADC specifications
Parameter
Input range
Specification
1 - 2V (*)
Column amplifiers
Quantization
10 Bits
The column amplifiers are designed for minimum power dissi-
pation and minimum loss of signal for this reason multiple
biasing signals are needed.
Nominal data rate
33 Msamples/s
DNL (linear conversion mode) Typ. < 0.4 LSB RMS
The column amplifiers also have the "voltage-averaging"
feature integrated. In case of voltage averaging mode, the
voltage average between 2 columns is taken and read out. In
this mode only 2:1 pixels have to be read out.
INL (linear conversion mode)
Input capacitance
Typ. < 3.5 LSB
< 2 pF
Power dissipation @ 33 MHz
Conversion law
50 mW
To achieve the voltage-averaging mode, an additional external
digital signal called "voltage-averaging" is required in
combination with a bit from the SPI.
Linear/Gamma-corrected
ADC timing
Analog to Digital Converter
The ADC converts the pixel data on the falling edge of the
ADC_CLOCK but it takes 2 clock cycles before this pixel data
is at the output of the ADC. This pipeline delay is shown in
Figure .
The LUPA4000 has a two 10 bit flash analog digital converters
running nominally at 33 Msamples/s. The ADC's are
electrically separated from the image sensor. The inputs of the
Figure 6. ADC timing
Note
4. The internal ADC range will be typ. 50 mV lower then the external applied ADC_VHIGH and ADC_VLOW voltages due to voltage drops over parasitic internal
resistors in the ADC.
Document Number: 38-05712 Rev. *B
Page 10 of 38
[+] Feedback