5秒后页面跳转
CY8C5588LTI-114 PDF预览

CY8C5588LTI-114

更新时间: 2024-01-24 00:44:57
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟
页数 文件大小 规格书
102页 2766K
描述
Multifunction Peripheral, CMOS, 8 X 8 MM, 0.40 MM HEIGHT, ROHS COMPLAINT, MO-220, QFN-68

CY8C5588LTI-114 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFN
包装说明:8 X 8 MM, 0.40 MM HEIGHT, ROHS COMPLAINT, MO-220, QFN-68针数:68
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.84地址总线宽度:
边界扫描:YES总线兼容性:USB
最大时钟频率:80 MHz外部数据总线宽度:
JESD-30 代码:S-XQCC-N68JESD-609代码:e4
长度:8 mm湿度敏感等级:3
I/O 线路数量:48端子数量:68
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装等效代码:LCC68,.32SQ,16封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE峰值回流温度(摄氏度):260
电源:1.8/5 V认证状态:Not Qualified
RAM(字数):32768ROM大小(位):262144 Bits
座面最大高度:1 mm子类别:Other Microprocessor ICs
最大供电电压:5.5 V最小供电电压:1.71 V
标称供电电压:1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.4 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20紫外线可擦:N
宽度:8 mmBase Number Matches:1

CY8C5588LTI-114 数据手册

 浏览型号CY8C5588LTI-114的Datasheet PDF文件第96页浏览型号CY8C5588LTI-114的Datasheet PDF文件第97页浏览型号CY8C5588LTI-114的Datasheet PDF文件第98页浏览型号CY8C5588LTI-114的Datasheet PDF文件第100页浏览型号CY8C5588LTI-114的Datasheet PDF文件第101页浏览型号CY8C5588LTI-114的Datasheet PDF文件第102页 
PRELIMINARY  
PSoC® 5: CY8C55 Family Datasheet  
17. Revision History  
Description Title: PSoC® 5: CY8C55 Family Datasheet Programmable System-on-Chip (PSoC®)  
Document Number: 001-44094  
Submission  
Date  
Orig. of  
Change  
Rev.  
ECN No.  
Description of Change  
**  
2517856  
2611826  
17/06/08  
11/24/08  
DSG  
GDK  
New datasheet for new device CY8C55 Family Datasheet.  
*A  
Reorganized content to be consistent with the TRM  
Added section on DAC. Updated Boost Converter section. Updated  
Conversion Signals section. Classified Ordering Information according to  
CPU speed; added information on security features and ROHS compliance  
Added a section on XRES Specifications under Electrical Specification  
Updated Analog Subsystem and CY8C55 Architecture block diagrams  
Updated Electrical Specifications section  
*B  
*C  
2707147  
2759055  
05/15/09  
09/02/09  
GDK/MKEA Updates to Electrical Specifications. Renamed CyDesigner as PSoC Creator  
Added Analog Routing section. Content edits  
MKEA  
Updated Part Numbering Conventions. Added Section 11.7.5 (EMIF Figures  
and Tables). Updated GPIO and SIO AC specifications. Updated XRES Pin  
Description and Xdata Address Map specifications. Updated DFB and  
Comparator specifications. Updated PHUB features section and RTC in  
sleep mode. Updated IDAC and VDAC DC and Analog Global Specifications  
Updated USBIO AC and Delta Sigma ADC specifications. Updated PPOR  
and Voltage Monitors DC specifications. Updated Drive Mode diagram  
Updated Analog Comparator and System diagrams  
Other edits to electrical specifications  
*D  
2824626  
12/09/09  
MKEA  
Updated I2C section to reflect 1 Mbps. Updated Table 11-6 and 11- 7 (Boost  
AC and DC specs); also added Shottky Diode specs. Changed current for  
sleep/hibernate mode to include SIO; Added footnote to analog global specs.  
Updated Figures 1-1, 6-2, 7-14, and 8-1. Updated Table 6-2 and Table 6-3  
(Hibernate and Sleep rows) and Power Modes section. Updated GPIO and  
SIO AC specifications. Updated Gain error in IDAC and VDAC specifications.  
Updated description of V  
spec in Table 11-1 and removed GPIO Clamp  
DDA  
Current parameter. Moved FILO from ILO DC to AC table.  
Added PCB Layout and PCB Schematic diagrams.  
Updated Fgpioout spec (Table 11-9). Added duty cycle frequency in PLL AC  
spec table. Added note for Sleep and Hibernate modes and Active Mode  
specs in Table 11-2. Linked URL in Section 10.3 to PSoC Creator site.  
Updated Ja and Jc values in Table 13-1. Updated Single Sample Mode and  
Fast FIR Mode sections. Updated Input Resistance specification in Del-Sig  
ADC table. Added Tio_init parameter. Updated PGA and UGB AC Specs.  
Removed SPC ADC. Updated Boost Converter section.  
Added section 'SIO as Comparator'; updated Hysteresis spec (differential  
mode) in Table 11-10.  
Updated V  
condition and deleted Vstart parameter in Table 11-6.  
BAT  
Removed reference to Idle mode. CDT 59671: Updated footnotes and ADC  
column in ordering information. Removed CSA (Section 8.7). Updated IMO  
table and number of UDBs  
*E  
2873520  
02/04/10  
MKEA  
Changed maximum value of PPOR_TR to '1'. Updated V  
specification.  
BIAS  
Updated Figure 8-1 and Figure 6-3. Updated Interrupt Vector table, Updated  
Sales links. Updated JTAG and SWD specifications. Removed Jp-p and  
Jperiod from ECO AC Spec table. Added note on sleep timer in Table 11-2.  
Updated ILO AC and DC specifications. Added Resolution parameter in  
VDAC and IDAC tables. Updated I  
typical and maximum values.  
OUT  
Changed Temperature Sensor range to -40 °C to +85 °C. Removed Latchup  
specification from Table 11-1  
Document Number: 001-44094 Rev. *J  
Page 99 of 102  
[+] Feedback  

与CY8C5588LTI-114相关器件

型号 品牌 描述 获取价格 数据表
CY8C5588LTI-114ES0 CYPRESS Multifunction Peripheral, CMOS, 8 X 8 MM, 0.40 MM HEIGHT, ROHS COMPLAINT, MO-220, QFN-68

获取价格

CY8C5588PVI-065 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, SSOP-48

获取价格

CY8C5588PVI-067 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, SSOP-48

获取价格

CY8C5588PVI-115 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, ROHS COMPLAINT, SSOP-48

获取价格

CY8C5588PVI-115ES0 CYPRESS Multifunction Peripheral, CMOS, PDSO48, 0.300 INCH, ROHS COMPLAINT, SSOP-48

获取价格

CY8C5666AXI-LP001 CYPRESS Programmable System-on-Chip (PSoC®)

获取价格