Datasheet > 微控制器和处理器 > 其他 uPs/uCs/外围集成电路> CY8C5568AXI-060T

CY8C5568AXI-060T

更新时间： 2024-01-01 17:00:25

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		多功能外围设备微控制器和处理器时钟
页数	文件大小	规格书
112页	4126K
描述
Micro Peripheral IC

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

CY8C5568AXI-060T 技术参数

生命周期：	Obsolete	Reach Compliance Code：	unknown
HTS代码：	8542.31.00.01	风险等级：	5.8
Base Number Matches：	1

CY8C5568AXI-060T 数据手册

浏览型号CY8C5568AXI-060T的Datasheet PDF文件第10页

PRELIMINARY

PSoC^®5: CY8C55 Family Datasheet

Figure 2-2. 100-pin TQFP Part Pinout

(TRACEDATA[1], GPIO) P2[5]

(TRACEDATA[2], GPIO) P2[6]

(TRACEDATA[3], GPIO) P2[7]

Vddio0

P0[3] (GPIO, OpAmp0-/Extref0)

P0[2] (GPIO, OpAmp0+)

P0[1] (GPIO, OpAmp0out)

Lines show Vddio

to I/O supply

association

(I2C0: SCL, SIO) P12[4]

(I2C0: SDA, SIO) P12[5]

(GPIO) P6[4]

P0[0] (GPIO, OpAmp2out)

P4[1] (GPIO)

P4[0] (GPIO)

P12[3] (SIO)

P12[2] (SIO)

Vssd

(GPIO) P6[5]

(GPIO) P6[6]

(GPIO) P6[7]

Vssb

Ind

Vboost

Vbat

Vdda

Vssa

Vcca

TQFP

Vssd

XRES

(GPIO) P5[0]

(GPIO) P5[1]

(GPIO) P5[2]

(GPIO) P5[3]

(TMS, SWDIO, GPIO) P1[0]

P15[3] (GPIO, kHz XTAL: Xi)

P15[2] (GPIO, kHz XTAL: Xo)

(TCK, SWDCK, GPIO) P1[1]

(configurable XRES, GPIO) P1[2]

(TDO, SWV, GPIO) P1[3]

P12[1] (SIO, I2C1: SDA)

P12[0] (SIO, I2C1: SCL)

P3[7] (GPIO, OpAmp3out)

(TDI, GPIO) P1[4]

(nTRST, GPIO) P1[5]

P3[6] (GPIO, OpAmp1out)

Figure 2-3 and Figure 2-4 on page 9 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal

analog performance on a two-layer board.

■ The two pins labeled V_DDDmust be connected together.

■ The two pins labeled V_CCDmust be connected together, with capacitance added, as shown in Figure 2-3 and 6.2 Power System on

page 21. The trace between the two V_CCDpins should be as short as possible.

■ The two pins labeled V_SSDmust be connected together.

For information on circuit board layout issues for mixed signals, refer to the application note AN57821 - Mixed Signal Circuit Board

Layout Considerations for PSoC® 3 and PSoC 5.

Note

5. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.

Document Number: 001-66235 Rev. **

Page 7 of 112

[+] Feedback

1...4 5 678 9 10...112

下载PDF

与CY8C5568AXI-060T相关器件

型号	品牌	描述	获取价格	数据表
CY8C5568LTI-114	CYPRESS	Programmable System-on-Chip (PSoC?)	获取价格
CY8C5568LTI-114T	CYPRESS	Micro Peripheral IC	获取价格
CY8C5585AXI-049	CYPRESS	Multifunction Peripheral, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-02	获取价格
CY8C5586AXI-061	CYPRESS	Multifunction Peripheral, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-02	获取价格
CY8C5586LTI-017	CYPRESS	Multifunction Peripheral, CMOS, 8 X 8 MM, 0.40 MM HEIGHT, ROHS COMPLIANT, MO-220, QFN-68	获取价格
CY8C5587AXI-019	CYPRESS	Multifunction Peripheral, CMOS, PQFP100, 14 X 14 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-02	获取价格