Datasheet > CY7C9235-270JC

CY7C9235-270JC

更新时间： 2024-01-01 07:51:24

品牌	Logo	应用领域
赛普拉斯 - CYPRESS		控制器
页数	文件大小	规格书
7页	122K
描述
SMPTE-259M/DVB-ASI Scrambler/Controller

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

CY7C9235-270JC 数据手册

PRELIMINARY

CY7C9235

SMPTE-259M/DVB-ASI

Scrambler/Controller

a CY7B9234 HOTLink transmitter, which then converts the

Features

bit-parallel characters into

high-speed serial data stream.

a SMPTE-259M compatible

Fully compatible with SMPTE-259M

•

— SMPTE-125M compliant for 4:2:2 component video

— SMPTE-244M compliant for 4fsc composite video

This device performs both TRS (sync) detection and filtering,

data scrambling with the SMPTE-259M X + X + 1 algorithm,

and NRZ-to-NRZI encoding. These functions operate at any

character rate from 16- to 40 MHz. For those systems operat-

ing with non-SMPTE-259M compliant video streams (or for di-

agnostic purposes), the scrambler and NRZI encoding func-

tions can be disabled.

• Fully compatible with DVB-ASI

Operates from a single +5V or –5V supply

• 44-pin PLCC package

• Encodes both 8- and 10-bit parallel digital streams for

any rate from 16–40 M characters/sec (160–400

Mbits/sec serial)

•

DVB-ASI Operation

• Operates with CY7B9234 SMPTE HOTLink™ serializ-

er/transmitter

• X + X + 1 scrambler and NRZI encoder may be by-

passed for raw data output

The CY7C9235 also contains the necessary multiplexers, con-

trol inputs, and outputs, to sequence out a DVB-ASI compliant

video stream. DVB-ASI operation is enabled through activation

of a single input signal. This allows a single serial output port

to support both SMPTE and DVB data streams under software

or hardware control.

Functional Description

In DVB-ASI mode the CY7C9235 operates with two enable

signals (ENA and ENN) to allow data to be presented from

either synchronous (clocked) or asynchronous FIFOs. When

data is not available, the CY7C9235 ensures that the proper

fill character (K28.5) is generated by the attached CY7B9234

serializer.

SMPTE-259M Operation

The CY7C9235 is a CMOS integrated circuit designed to en-

code SMPTE-125M and SMPTE-244M bit-parallel digital char-

acters (or other data formats) using the SMPTE-259M encod-

ing rules. Following encoding, the characters are output as

bit-parallel characters ready for serialization. The encoded

outputs of the CY7C9235 are designed to be directly mated to

The CY7C9235 operates from a single +5V or −5V supply. It is

available in a 44-pin PLCC space saving package.

Logic Block Diagram

PD ₉(SVS)

TRS_DET

Q ₉(SVS)

Q ₈

Q ₇

Q ₆

Q ₅

Q ₄

Q ₃

PD ₀(SC/D)

Q ₂

Q ₁

TRS_FILT

SC/D_EN

SVS_EN

BYPASS

DVB_EN

ENA

Q ₀(SC/D)

ENA_OUT

ENN

CKW

Cypress Semiconductor Corporation

•

3901 North First Street

•

San Jose

•

CA 95134

•

408-943-2600

March 19, 1999

12 3 4 5 6 7

中文翻译

下载PDF

与CY7C9235-270JC相关器件

型号	品牌	获取价格	描述	数据表
CY7C9235-27JC	ETC	获取价格	SMPTE
CY7C9235-400JC	CYPRESS	获取价格	SMPTE-259M/DVB-ASI Scrambler/Controller
CY7C9235-40JC	ETC	获取价格	SMPTE
CY7C9235A	CYPRESS	获取价格	SMPTE-259M/DVB-ASI Scrambler/Controller
CY7C924ADX	CYPRESS	获取价格	200-MBaud HOTLink Transceiver
CY7C924ADX_07	CYPRESS	获取价格	200 MBaud HOTLink㈢ Transceiver
CY7C924ADX-AC	CYPRESS	获取价格	Telecom Circuit, 1-Func, CMOS, PQFP100, PLASTIC, TQFP-100
CY7C924ADX-AC	ROCHESTER	获取价格	SPECIALTY TELECOM CIRCUIT, PQFP100, PLASTIC, TQFP-100
CY7C924ADX-AI	CYPRESS	获取价格	200 MBaud HOTLink㈢ Transceiver
CY7C924ADX-AXC	CYPRESS	获取价格	200 MBaud HOTLink㈢ Transceiver

与CY7C9235-270JC相关文章

REF03GPZ资料解读：主要特征、技术参数、应用场景
2024-08-05

59
一文带你了解DS28E40主要特征、安全特性、应用场景
2024-07-30

109
RT9172资料手册解读：关节特性、引脚信息、参数说明
2024-07-30

100
一文带你了解SM8760CA资料：主要参数特征
2024-07-30

97

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C9235-270JC

CY7C9235-270JC 数据手册

与CY7C9235-270JC相关器件

与CY7C9235-270JC相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

CY7C9235-270JC

CY7C9235-270JC 数据手册

与CY7C9235-270JC相关器件

与CY7C9235-270JC相关文章

您还可以找

您在本页遇到什么问题？