5秒后页面跳转
捷配首页

Datasheet > CY7C67200_04
CY7C67200_04 PDF预览

CY7C67200_04

更新时间： 2024-11-24 04:53:39
品牌 Logo 应用领域
赛普拉斯 - CYPRESS /
页数 文件大小 规格书
7页 98K
描述
EZ-OTG⑩ Programmable USB On-The-Go

阅读下载

中文翻译

获取价格

CY7C67200_04 数据手册

 浏览型号CY7C67200_04的Datasheet PDF文件第2页浏览型号CY7C67200_04的Datasheet PDF文件第3页浏览型号CY7C67200_04的Datasheet PDF文件第4页浏览型号CY7C67200_04的Datasheet PDF文件第5页浏览型号CY7C67200_04的Datasheet PDF文件第6页浏览型号CY7C67200_04的Datasheet PDF文件第7页 
CY7C67200  
Errata Revision: *A  
June 25, 2004  
Errata Document for CY7C67200  
This document describes the errata for the CY7C67200. Details include errata trigger conditions, available  
workarounds, and silicon revision applicability. This document should be used to compare to the datasheet for this  
device to fully describe the device functionality.  
Please contact your local Cypress Sales Representative if you have further questions.  
Part Numbers Affected  
Part Number  
CY7C67200  
Device Characteristics  
All Packages  
CY7C67200 Qualification Status  
In Production  
CY7C67200 Errata Summary  
The following table defines the errata applicability to available CY7C67200 family devices. An "X" indicates that the  
errata pertains to the selected device.  
Note: Errata titles are hyperlinked. Click on table entry to jump to description.  
Items  
CY7C67200  
X
Rev Letter  
A
Fix Status  
1. HPI write to SIE registers.  
No fix is currently planned for future  
silicon versions. Use workaround.  
2. IDE register read when GPIO24 pin is low.  
3. UART does not recognize framing errors.  
X
X
X
X
X
X
X
X
X
A
A
A
A
A
A
A
A
A
No fix is currently planned for future  
silicon versions. Use workaround.  
No fix is currently planned for future  
silicon versions. Use workaround.  
4. UART Does not override GPIO Control  
Register.  
No fix is currently planned for future  
silicon versions. Use workaround.  
5. VBUS Interrupt (VBUS Valid) Requires De-  
bouncing.  
No fix is currently planned for future  
silicon versions. Use workaround.  
6. Coupled SIE Interrupt Enable Bits.  
No fix is currently planned for future  
silicon versions. Use workaround.  
7. Un-Initialized SIExmsg Registers  
No fix is currently planned for future  
silicon versions. Use workaround.  
8. BIOS USB Peripheral Mode: Descriptor  
Length.  
No fix is currently planned for future  
silicon versions. Use workaround.  
9. Peripheral short packet issue  
Will be fixed in future silicon revi-  
sion. Use workaround.  
10. Data toggle corruption issue  
Will be fixed in future silicon revi-  
sion. Use workaround.  
Cypress Semiconductor Corporation  
•
3901 North First Street  
•
San Jose  
•
CA 95134  
•
408-943-2600  
June 2004  
1234567

中文翻译

下载PDF

与CY7C67200_04相关器件

型号 品牌 获取价格 描述 数据表
CY7C67200_06 CYPRESS

获取价格

 		EZ-OTG⑩ Programmable USB On-The-Go
CY7C67200_11 CYPRESS

获取价格

 		EZ-OTG Programmable USB On-The-Go Package option: 48-pin FBGA
CY7C67200_13 CYPRESS

获取价格

 		EZ-OTG™ Programmable USB On-The-Go Host/Per
CY7C67200-48BAI CYPRESS

获取价格

 		EZ-OTG Programmable USB On-The-Go Host/Peripheral Controller
CY7C67200-48BAIT CYPRESS

获取价格

 		USB Bus Controller, CMOS, PBGA48, 7 X 7 MM, 1.20 MM HEIGHT, FBGA-48
CY7C67200-48BAXI CYPRESS

获取价格

 		EZ-OTG⑩ Programmable USB On-The-Go
CY7C67200-48BAXIT CYPRESS

获取价格

 		EZ-OTG™ Programmable USB On-The-Go Host/Per
CY7C67200-BAXIT CYPRESS

获取价格

 		EZ-OTG⑩ Programmable USB On-The-Go
CY7C67300 CYPRESS

获取价格

 		EZ-Host Programmable Embedded USB Host/Peripheral Controller
CY7C67300_06 CYPRESS

获取价格

 		EZ-Host⑩ Programmable Embedded USB Host and P

与CY7C67200_04相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证